ARM GAS  /tmp/cch94jZR.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 6
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"stm32n6xx_hal_cortex.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c"
  25              		.section	.text.__NVIC_SetPriorityGrouping,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	__NVIC_SetPriorityGrouping:
  32              	.LFB150:
  33              		.file 2 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @file     core_cm55.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @brief    CMSIS Cortex-M55 Core Peripheral Access Layer Header File
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @version  V1.2.4
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @date     21. April 2022
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2022 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
ARM GAS  /tmp/cch94jZR.s 			page 2


  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*  CMSIS CM55 definitions */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION       ((__CM55_CMSIS_VERSION_MAIN << 16U) | \
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                                      __CM55_CMSIS_VERSION_SUB           )     /*!< \deprecated CMSI
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                      (55U)                                 /*!< Cortex-M Core */
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARM_FP
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /tmp/cch94jZR.s 			page 3


  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARMVFP__
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
ARM GAS  /tmp/cch94jZR.s 			page 4


 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __TI_VFP_SUPPORT__
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __FPU_VFP__
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
ARM GAS  /tmp/cch94jZR.s 			page 5


 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
ARM GAS  /tmp/cch94jZR.s 			page 6


 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
ARM GAS  /tmp/cch94jZR.s 			page 7


 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* APSR Register Definitions */
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
ARM GAS  /tmp/cch94jZR.s 			page 8


 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IPSR Register Definitions */
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* xPSR Register Definitions */
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 9


 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CONTROL Register Definitions */
 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
ARM GAS  /tmp/cch94jZR.s 			page 10


 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RSERVED1[16U];
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Software Triggered Interrupt Register Definitions */
 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
ARM GAS  /tmp/cch94jZR.s 			page 11


 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB CPUID Register Definitions */
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Interrupt Control State Register Definitions */
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 12


 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Vector Table Offset Register Definitions */
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
ARM GAS  /tmp/cch94jZR.s 			page 13


 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Control Register Definitions */
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configuration Control Register Definitions */
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Handler Control and State Register Definitions */
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
ARM GAS  /tmp/cch94jZR.s 			page 14


 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configurable Fault Status Register Definitions */
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 15


 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 16


 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Hard Fault Status Register Definitions */
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Fault Status Register Definitions */
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Non-Secure Access Control Register Definitions */
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 17


 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Feature Register 0 Definitions */
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Level ID Register Definitions */
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Type Register Definitions */
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size ID Register Definitions */
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
ARM GAS  /tmp/cch94jZR.s 			page 18


 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size Selection Register Definitions */
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Software Triggered Interrupt Register Definitions */
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB RAS Fault Status Register Definitions */
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
 991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
ARM GAS  /tmp/cch94jZR.s 			page 19


 995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
 996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
 997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
1010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
1012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
1023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
1026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
ARM GAS  /tmp/cch94jZR.s 			page 20


1052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
1055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Control / Status Register Definitions */
1080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Reload Register Definitions */
1093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Current Register Definitions */
1097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Calibration Register Definitions */
1101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  /tmp/cch94jZR.s 			page 21


1109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
1127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[32U];
1138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[43U];
1139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register
1143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[3U];
1144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
1145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Stimulus Port Register Definitions */
1160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM 
1162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM 
1165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 22


1166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Privilege Register Definitions */
1167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Control Register Definitions */
1171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Lock Status Register Definitions */
1202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
ARM GAS  /tmp/cch94jZR.s 			page 23


1223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
1250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
1254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[1U];
1262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[1U];
1264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED16[1U];
1266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
1267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED17[1U];
1268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
1269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED18[1U];
1270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
1271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED19[1U];
1272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
1273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED20[1U];
1274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
1275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED21[1U];
1276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
1277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED22[1U];
1278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
1279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED23[1U];
ARM GAS  /tmp/cch94jZR.s 			page 24


1280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
1281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED24[1U];
1282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
1283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED25[1U];
1284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
1285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED26[1U];
1286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
1287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED27[1U];
1288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
1289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED28[1U];
1290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
1291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED29[1U];
1292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
1293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED30[1U];
1294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
1295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED31[1U];
1296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
1297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED32[934U];
1298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED33[1U];
1300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Control Register Definitions */
1304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTR
1321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 25


1337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT CPI Count Register Definitions */
1362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Exception Overhead Count Register Definitions */
1366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Sleep Count Register Definitions */
1370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT LSU Count Register Definitions */
1374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Folded-instruction Count Register Definitions */
1378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Comparator Function Register Definitions */
1382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 26


1394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
1409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
1425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
1427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */
1431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)        /*!< MEMSYSC
1433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)       /*!< MEMSYSC
1436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)      /*!< MEMSYSC
1439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)      /*!< MEMSYSC
1442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (0x1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)    /*!< MEMSYSC
1445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)    /*!< MEMSYSC
1448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)       /*!< MEMSYSC
ARM GAS  /tmp/cch94jZR.s 			page 27


1451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL << MEMSYSCTL_MSCR_ECCEN_Pos)         /*!< MEMSYSC
1454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */
1456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
1457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
1466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)    /*!< MEMSYSC
1467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */
1469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)      /*!< MEMSYSC
1474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */
1476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)      /*!< MEMSYSC
1481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */
1483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
1484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)      /*!< MEMSYSC
1488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */
1490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */
1497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */
1507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
ARM GAS  /tmp/cch94jZR.s 			page 28


1508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */
1514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
1542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */
1544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */
1554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
ARM GAS  /tmp/cch94jZR.s 			page 29


1565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/W)  Event Mask A Register */
1575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASK[15];          /*!< Offset: 0x084 (R/W)  Event Mask Register */
1576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */
1579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 /*!< EWIC EV
1580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL << EWIC_EVENTSPR_EDBGREQ_Pos)                /*!< EWIC EV
1581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Pos   1U                                                     /*!< EWIC EV
1583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Msk  (0x1UL << EWIC_EVENTSPR_NMI_Pos)                        /*!< EWIC EV
1584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Pos   0U                                                   /*!< EWIC EV
1586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Msk  (0x1UL /*<< EWIC_EVENTSPR_EVENT_Pos*/)                /*!< EWIC EV
1587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */
1589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               /*!< EWIC EV
1590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL << EWIC_EVENTMASKA_EDBGREQ_Pos)            /*!< EWIC EV
1591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Pos   1U                                                   /*!< EWIC EV
1593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Msk  (0x1UL << EWIC_EVENTMASKA_NMI_Pos)                    /*!< EWIC EV
1594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 /*!< EWIC EV
1596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL /*<< EWIC_EVENTMASKA_EVENT_Pos*/)            /*!< EWIC EV
1597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */
1599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Pos   0U                                                    /*!< EWIC EV
1600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)          /*!< EWIC EV
1601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
ARM GAS  /tmp/cch94jZR.s 			page 30


1622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */
1629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (0x1UL << ERRBNK_IEBR0_BANK_Pos)            /*!< ERRBNK 
1634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
1637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL << ERRBNK_IEBR0_LOCKED_Pos)          /*!< ERRBNK 
1640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (0x1UL << /*ERRBNK_IEBR0_VALID_Pos*/)       /*!< ERRBNK 
1643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */
1645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (0x1UL << ERRBNK_IEBR1_BANK_Pos)            /*!< ERRBNK 
1650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
1653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL << ERRBNK_IEBR1_LOCKED_Pos)          /*!< ERRBNK 
1656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (0x1UL << /*ERRBNK_IEBR1_VALID_Pos*/)       /*!< ERRBNK 
1659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */
1661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
1663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (0x1UL << ERRBNK_DEBR0_TYPE_Pos)            /*!< ERRBNK 
1666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (0x1UL << ERRBNK_DEBR0_BANK_Pos)            /*!< ERRBNK 
1669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL << ERRBNK_DEBR0_LOCKED_Pos)          /*!< ERRBNK 
1675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (0x1UL << /*ERRBNK_DEBR0_VALID_Pos*/)       /*!< ERRBNK 
1678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 31


1679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */
1680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (0x1UL << ERRBNK_DEBR1_TYPE_Pos)            /*!< ERRBNK 
1685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (0x1UL << ERRBNK_DEBR1_BANK_Pos)            /*!< ERRBNK 
1688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
1691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL << ERRBNK_DEBR1_LOCKED_Pos)          /*!< ERRBNK 
1694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (0x1UL << /*ERRBNK_DEBR1_VALID_Pos*/)       /*!< ERRBNK 
1697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */
1699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (0x1UL << ERRBNK_TEBR0_POISON_Pos)          /*!< ERRBNK 
1704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (0x1UL << ERRBNK_TEBR0_TYPE_Pos)            /*!< ERRBNK 
1707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x3UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
1710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL << ERRBNK_TEBR0_LOCKED_Pos)          /*!< ERRBNK 
1716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (0x1UL << /*ERRBNK_TEBR0_VALID_Pos*/)       /*!< ERRBNK 
1719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */
1721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (0x1UL << ERRBNK_TEBR1_POISON_Pos)          /*!< ERRBNK 
1726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (0x1UL << ERRBNK_TEBR1_TYPE_Pos)            /*!< ERRBNK 
1729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x3UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 32


1736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL << ERRBNK_TEBR1_LOCKED_Pos)          /*!< ERRBNK 
1738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (0x1UL << /*ERRBNK_TEBR1_VALID_Pos*/)       /*!< ERRBNK 
1741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
1748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */
1762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */
1764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
1777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sanple Register */
1784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICPENDOR) Definitions */
1791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (0x1UL << STL_STLNVICPENDOR_VALID_Pos)      /*!< STL STL
ARM GAS  /tmp/cch94jZR.s 			page 33


1793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (0x1UL << STL_STLNVICPENDOR_TARGET_Pos)     /*!< STL STL
1796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICACTVOR) Definitions */
1804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
1805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (0x1UL << STL_STLNVICACTVOR_VALID_Pos)      /*!< STL STL
1806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
1808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (0x1UL << STL_STLNVICACTVOR_TARGET_Pos)     /*!< STL STL
1809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIDMPUSR) Definitions */
1817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (0x1UL << STL_STLIDMPUSR_INSTR_Pos)         /*!< STL STL
1822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
1824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (0x1UL << STL_STLIDMPUSR_DATA_Pos)          /*!< STL STL
1825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIMPUOR) Definitions */
1827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD0MPUOR) Definitions */
1834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD1MPUOR) Definitions */
1841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 34


1850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Re
1863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Regi
1864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[809U];
1873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
1874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
1875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[4U];
1876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
1877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } TPI_Type;
1879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Selected Pin Protocol Register Definitions */
1885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Status Register Definitions */
1889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Control Register Definitions */
1902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
1906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
ARM GAS  /tmp/cch94jZR.s 			page 35


1907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFC
1909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFC
1910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Periodic Synchronization Control Register Definitions */
1912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSC
1913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSC
1914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Software Lock Status Register Definitions */
1916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR
1917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR
1918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR
1920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR
1921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR
1923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR
1924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVID Register Definitions */
1926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
1936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
1937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVTYPE Register Definitions */
1939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPI */
1946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
1948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
1951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
1952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
1957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Reg
1961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
1963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
ARM GAS  /tmp/cch94jZR.s 			page 36


1964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Reg
1965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
1966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Fi
1967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
1969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
1970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Fil
1971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
1972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set 
1973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
1974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clea
1975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
1976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable 
1977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
1978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable 
1979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
1980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Sta
1981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
1982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Incremen
1983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
1984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Sta
1985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
1986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
1987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register 
1988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
1989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication St
1990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architectu
1991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
1992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Regis
1993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identi
1994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[3];
1995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identi
1996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identi
1997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identi
1998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identi
1999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identif
2000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identif
2001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identif
2002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identif
2003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
2014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 37


2021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 38


2078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 39


2135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 40


2192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 41


2249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 42


2306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 43


2363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 44


2420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
2435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
2447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 45


2477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
2492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
2504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
2508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
2533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 46


2534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
2562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
2563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
2565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
2590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 47


2591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
2606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
2621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
2622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 48


2648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
2663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
2678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
2679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
ARM GAS  /tmp/cch94jZR.s 			page 49


2705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
2736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
2738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 50


2762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   union {
2791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct {
2793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
2794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
2795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Type Register Definitions */
2802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Control Register Definitions */
2812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  /tmp/cch94jZR.s 			page 51


2819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Number Register Definitions */
2822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Base Address Register Definitions */
2826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
2834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Limit Address Register Definitions */
2839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU 
2847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
2850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
2852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
2862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
2863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
2865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
2866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
2867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
2869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
2870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
2872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
2873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
2875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
ARM GAS  /tmp/cch94jZR.s 			page 52


2876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
2878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
2885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
2886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
2891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
2895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
2896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
2898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
2899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
2900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
2901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
2902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
2904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
2905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
2906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Control Register Definitions */
2908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
2909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
2910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
2912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
2913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Type Register Definitions */
2915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
2916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
2917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Number Register Definitions */
2920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
2921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
2922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Base Address Register Definitions */
2924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
2925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
2926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Limit Address Register Definitions */
2928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
2929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
2930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
2932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
ARM GAS  /tmp/cch94jZR.s 			page 53


2933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
2935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
2936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
2938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Secure Fault Status Register Definitions */
2940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
2941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
2942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
2944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
2945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
2947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
2948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
2950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
2951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
2953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
2954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
2956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
2957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
2959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
2960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
2962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
2963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
2965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
2971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
2972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
2977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
2981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
2982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
2983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
2984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
2985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
2986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
2987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
2988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Control Register Definitions */
ARM GAS  /tmp/cch94jZR.s 			page 54


2990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
2991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
2992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
2994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
2995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
2997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
2998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
3021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
3022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Address Register Definitions */
3042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Default Status Control Register Definitions */
3046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
ARM GAS  /tmp/cch94jZR.s 			page 55


3047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
3050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
3062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 0 Definitions */
3065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVF
3070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
3078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
3079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 1 Definitions */
3084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 2 Definitions */
3103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
ARM GAS  /tmp/cch94jZR.s 			page 56


3104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
3107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
3109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
3112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Core Debug Registers
3113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
3118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
3131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \dep
3132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \dep
3133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \dep
3135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \dep
3136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \dep
3138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \dep
3139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \dep
3141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \dep
3142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \dep
3144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \dep
3145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \dep
3147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \dep
3148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \dep
3150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \dep
3151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \dep
3153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \dep
3154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \dep
3156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \dep
3157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \dep
3159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \dep
3160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 57


3161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \dep
3162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \dep
3163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \dep
3165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \dep
3166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \dep
3168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \dep
3169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \dep
3171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \dep
3172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \dep
3174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \dep
3175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \dep
3177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \dep
3178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \dep
3180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \dep
3181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \dep
3183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \dep
3184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \dep
3187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \dep
3188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \dep
3190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \dep
3191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \dep
3194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \dep
3195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \dep
3197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \dep
3198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \dep
3200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \dep
3201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \dep
3203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \dep
3204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \dep
3206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \dep
3207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \dep
3209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \dep
3210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \dep
3212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \dep
3213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \dep
3215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \dep
3216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \dep
ARM GAS  /tmp/cch94jZR.s 			page 58


3218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \dep
3219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \dep
3221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \dep
3222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \dep
3224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \dep
3225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \dep
3227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \dep
3228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \dep
3230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \dep
3231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
3233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \dep
3234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \dep
3235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \dep
3237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \dep
3238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \dep
3240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \dep
3241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \dep
3243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \dep
3244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \dep
3247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \dep
3248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \dep
3250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \dep
3251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \dep
3253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \dep
3254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \dep
3256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \dep
3257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \dep
3259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \dep
3260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \dep
3262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \dep
3263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \dep
3265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \dep
3266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \dep
3269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \dep
3270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \dep
3272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \dep
3273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \dep
ARM GAS  /tmp/cch94jZR.s 			page 59


3275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \dep
3276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CoreDebug */
3278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DHCSR, Debug Halting Control and Status Register Definitions */
3302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
3306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB 
3307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB 
3310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB 
3313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB 
3316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB 
3319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB 
3322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB 
3325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB 
3328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB 
3331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 60


3332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB 
3334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB 
3337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB 
3340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB 
3343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB 
3346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB 
3349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB 
3352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB 
3355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRSR, Debug Core Register Select Register Definitions */
3357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB 
3359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRDR, Debug Core Register Data Register Definitions */
3364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
3365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DEMCR, Debug Exception and Monitor Control Register Definitions */
3368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB 
3370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB 
3373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB 
3376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB 
3379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB 
3382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB 
3385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB 
3388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 61


3389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB 
3391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB 
3394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB 
3397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB 
3400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB 
3403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB 
3406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB 
3409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB 
3412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB 
3415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB 
3418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
3420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
3421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB 
3422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB 
3425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB 
3428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB 
3431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHCTRL, Debug Authentication Control Register Definitions */
3433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB 
3435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB 
3438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB 
3441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB 
3444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
ARM GAS  /tmp/cch94jZR.s 			page 62


3446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB 
3447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
3449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB 
3450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB 
3453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCSR, Debug Security Control and Status Register Definitions */
3455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB 
3457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB 
3460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB 
3463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB 
3466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
3480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Registe
3484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Registe
3485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
3488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLAR, SCS Software Lock Access Register Definitions */
3491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB 
3492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB 
3493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLSR, SCS Software Lock Status Register Definitions */
3495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB 
3496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB 
3497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB 
3499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB 
3500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB 
3502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB 
ARM GAS  /tmp/cch94jZR.s 			page 63


3503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHSTATUS, Debug Authentication Status Register Definitions */
3505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
3518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
3521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVARCH, SCS Device Architecture Register Definitions */
3530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
3534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVTYPE, SCS Device Type Register Definitions */
3546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
3550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
3551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
ARM GAS  /tmp/cch94jZR.s 			page 64


3560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit filed value.
3573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
3575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
3591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE001E400UL)                             /*!< External Wakeup Inter
3597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
3600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debu
3601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
3608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
3609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
3614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
ARM GAS  /tmp/cch94jZR.s 			page 65


3617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debu
3621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
3632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
3636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debu
3645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
3648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debu
3656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
ARM GAS  /tmp/cch94jZR.s 			page 66


3674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Register alias definitions for backwards compatibility.
3675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
3678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* 'SCnSCB' is deprecated and replaced by 'ICB' */
3680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef ICB_Type SCnSCB_Type;
3681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
3683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Pos   (ICB_ACTLR_DISCRITAXIRUW_Pos)
3684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Msk   (ICB_ACTLR_DISCRITAXIRUW_Msk)
3685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Pos           (ICB_ACTLR_DISDI_Pos)
3687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Msk           (ICB_ACTLR_DISDI_Msk)
3688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos   (ICB_ACTLR_DISCRITAXIRUR_Pos)
3690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk   (ICB_ACTLR_DISCRITAXIRUR_Msk)
3691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Pos      (ICB_ACTLR_EVENTBUSEN_Pos)
3693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Msk      (ICB_ACTLR_EVENTBUSEN_Msk)
3694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Pos    (ICB_ACTLR_EVENTBUSEN_S_Pos)
3696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Msk    (ICB_ACTLR_EVENTBUSEN_S_Msk)
3697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos  (ICB_ACTLR_DISITMATBFLUSH_Pos)
3699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk  (ICB_ACTLR_DISITMATBFLUSH_Msk)
3700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Pos      (ICB_ACTLR_DISNWAMODE_Pos)
3702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Msk      (ICB_ACTLR_DISNWAMODE_Msk)
3703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos       (ICB_ACTLR_FPEXCODIS_Pos)
3705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk       (ICB_ACTLR_FPEXCODIS_Msk)
3706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Pos         (ICB_ACTLR_DISOLAP_Pos)
3708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Msk         (ICB_ACTLR_DISOLAP_Msk)
3709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Pos        (ICB_ACTLR_DISOLAPS_Pos)
3711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Msk        (ICB_ACTLR_DISOLAPS_Msk)
3712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Pos         (ICB_ACTLR_DISLOBR_Pos)
3714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Msk         (ICB_ACTLR_DISLOBR_Msk)
3715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Pos           (ICB_ACTLR_DISLO_Pos)
3717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Msk           (ICB_ACTLR_DISLO_Msk)
3718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Pos        (ICB_ACTLR_DISLOLEP_Pos)
3720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Msk        (ICB_ACTLR_DISLOLEP_Msk)
3721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Pos         (ICB_ACTLR_DISFOLD_Pos)
3723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Msk         (ICB_ACTLR_DISFOLD_Msk)
3724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
3726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos      (ICB_ICTR_INTLINESNUM_Pos)
3727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk      (ICB_ICTR_INTLINESNUM_Msk)
3728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB                           (ICB)
3730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_NS                        (ICB_NS)
ARM GAS  /tmp/cch94jZR.s 			page 67


3731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
3762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
3778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  /tmp/cch94jZR.s 			page 68


3788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
3803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
3806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
3819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
3822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
  34              		.loc 2 3822 1
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 16
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38              		@ link register save eliminated.
  39 0000 80B4     		push	{r7}
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 7, -4
  42 0002 85B0     		sub	sp, sp, #20
  43              		.cfi_def_cfa_offset 24
  44 0004 00AF     		add	r7, sp, #0
  45              		.cfi_def_cfa_register 7
  46 0006 7860     		str	r0, [r7, #4]
3823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
3824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  47              		.loc 2 3824 12
  48 0008 7B68     		ldr	r3, [r7, #4]
  49 000a 03F00703 		and	r3, r3, #7
  50 000e FB60     		str	r3, [r7, #12]
3825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  51              		.loc 2 3826 20
ARM GAS  /tmp/cch94jZR.s 			page 69


  52 0010 0C4B     		ldr	r3, .L2
  53              		.loc 2 3826 14
  54 0012 DB68     		ldr	r3, [r3, #12]
  55 0014 BB60     		str	r3, [r7, #8]
3827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  56              		.loc 2 3827 13
  57 0016 BA68     		ldr	r2, [r7, #8]
  58 0018 4FF6FF03 		movw	r3, #63743
  59 001c 1340     		ands	r3, r3, r2
  60 001e BB60     		str	r3, [r7, #8]
3828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  61              		.loc 2 3830 35
  62 0020 FB68     		ldr	r3, [r7, #12]
  63 0022 1A02     		lsls	r2, r3, #8
3829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  64              		.loc 2 3829 62
  65 0024 BB68     		ldr	r3, [r7, #8]
  66 0026 1343     		orrs	r3, r3, r2
3828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
  67              		.loc 2 3828 14
  68 0028 43F0BF63 		orr	r3, r3, #100139008
  69 002c 43F40033 		orr	r3, r3, #131072
  70 0030 BB60     		str	r3, [r7, #8]
3831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
  71              		.loc 2 3831 6
  72 0032 044A     		ldr	r2, .L2
  73              		.loc 2 3831 14
  74 0034 BB68     		ldr	r3, [r7, #8]
  75 0036 D360     		str	r3, [r2, #12]
3832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
  76              		.loc 2 3832 1
  77 0038 00BF     		nop
  78 003a 1437     		adds	r7, r7, #20
  79              		.cfi_def_cfa_offset 4
  80 003c BD46     		mov	sp, r7
  81              		.cfi_def_cfa_register 13
  82              		@ sp needed
  83 003e 5DF8047B 		ldr	r7, [sp], #4
  84              		.cfi_restore 7
  85              		.cfi_def_cfa_offset 0
  86 0042 7047     		bx	lr
  87              	.L3:
  88              		.align	2
  89              	.L2:
  90 0044 00ED00E0 		.word	-536810240
  91              		.cfi_endproc
  92              	.LFE150:
  94              		.section	.text.__NVIC_GetPriorityGrouping,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	__NVIC_GetPriorityGrouping:
 101              	.LFB151:
3833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 70


3834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
3841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 102              		.loc 2 3841 1
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 1, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107 0000 80B4     		push	{r7}
 108              		.cfi_def_cfa_offset 4
 109              		.cfi_offset 7, -4
 110 0002 00AF     		add	r7, sp, #0
 111              		.cfi_def_cfa_register 7
3842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 112              		.loc 2 3842 26
 113 0004 044B     		ldr	r3, .L6
 114 0006 DB68     		ldr	r3, [r3, #12]
 115              		.loc 2 3842 11
 116 0008 1B0A     		lsrs	r3, r3, #8
 117 000a 03F00703 		and	r3, r3, #7
3843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 118              		.loc 2 3843 1
 119 000e 1846     		mov	r0, r3
 120 0010 BD46     		mov	sp, r7
 121              		.cfi_def_cfa_register 13
 122              		@ sp needed
 123 0012 5DF8047B 		ldr	r7, [sp], #4
 124              		.cfi_restore 7
 125              		.cfi_def_cfa_offset 0
 126 0016 7047     		bx	lr
 127              	.L7:
 128              		.align	2
 129              	.L6:
 130 0018 00ED00E0 		.word	-536810240
 131              		.cfi_endproc
 132              	.LFE151:
 134              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
 135              		.align	1
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	__NVIC_EnableIRQ:
 141              	.LFB152:
3844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/cch94jZR.s 			page 71


3853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 142              		.loc 2 3853 1
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 8
 145              		@ frame_needed = 1, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 147 0000 80B4     		push	{r7}
 148              		.cfi_def_cfa_offset 4
 149              		.cfi_offset 7, -4
 150 0002 83B0     		sub	sp, sp, #12
 151              		.cfi_def_cfa_offset 16
 152 0004 00AF     		add	r7, sp, #0
 153              		.cfi_def_cfa_register 7
 154 0006 0346     		mov	r3, r0
 155 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 156              		.loc 2 3854 6
 157 000a B7F90630 		ldrsh	r3, [r7, #6]
 158 000e 002B     		cmp	r3, #0
 159 0010 0BDB     		blt	.L10
3855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 160              		.loc 2 3856 5
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 161              		.loc 2 3857 81
 162 0012 FB88     		ldrh	r3, [r7, #6]
 163 0014 03F01F02 		and	r2, r3, #31
 164              		.loc 2 3857 9
 165 0018 0749     		ldr	r1, .L11
 166              		.loc 2 3857 18
 167 001a B7F90630 		ldrsh	r3, [r7, #6]
 168              		.loc 2 3857 34
 169 001e 5B09     		lsrs	r3, r3, #5
 170              		.loc 2 3857 45
 171 0020 0120     		movs	r0, #1
 172 0022 00FA02F2 		lsl	r2, r0, r2
 173              		.loc 2 3857 43
 174 0026 41F82320 		str	r2, [r1, r3, lsl #2]
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 175              		.loc 2 3858 5
 176              	.L10:
3859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 177              		.loc 2 3860 1
 178 002a 00BF     		nop
 179 002c 0C37     		adds	r7, r7, #12
 180              		.cfi_def_cfa_offset 4
 181 002e BD46     		mov	sp, r7
 182              		.cfi_def_cfa_register 13
 183              		@ sp needed
 184 0030 5DF8047B 		ldr	r7, [sp], #4
 185              		.cfi_restore 7
 186              		.cfi_def_cfa_offset 0
 187 0034 7047     		bx	lr
 188              	.L12:
 189 0036 00BF     		.align	2
 190              	.L11:
ARM GAS  /tmp/cch94jZR.s 			page 72


 191 0038 00E100E0 		.word	-536813312
 192              		.cfi_endproc
 193              	.LFE152:
 195              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
 196              		.align	1
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	__NVIC_DisableIRQ:
 202              	.LFB154:
3861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
3891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 203              		.loc 2 3891 1
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 8
 206              		@ frame_needed = 1, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 208 0000 80B4     		push	{r7}
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 7, -4
 211 0002 83B0     		sub	sp, sp, #12
 212              		.cfi_def_cfa_offset 16
 213 0004 00AF     		add	r7, sp, #0
 214              		.cfi_def_cfa_register 7
 215 0006 0346     		mov	r3, r0
 216 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 217              		.loc 2 3892 6
ARM GAS  /tmp/cch94jZR.s 			page 73


 218 000a B7F90630 		ldrsh	r3, [r7, #6]
 219 000e 002B     		cmp	r3, #0
 220 0010 12DB     		blt	.L15
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 221              		.loc 2 3894 81
 222 0012 FB88     		ldrh	r3, [r7, #6]
 223 0014 03F01F02 		and	r2, r3, #31
 224              		.loc 2 3894 9
 225 0018 0A49     		ldr	r1, .L16
 226              		.loc 2 3894 18
 227 001a B7F90630 		ldrsh	r3, [r7, #6]
 228              		.loc 2 3894 34
 229 001e 5B09     		lsrs	r3, r3, #5
 230              		.loc 2 3894 45
 231 0020 0120     		movs	r0, #1
 232 0022 00FA02F2 		lsl	r2, r0, r2
 233              		.loc 2 3894 43
 234 0026 2033     		adds	r3, r3, #32
 235 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 236              	.LBB34:
 237              	.LBB35:
 238              		.file 3 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  /tmp/cch94jZR.s 			page 74


  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/cch94jZR.s 			page 75


  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
ARM GAS  /tmp/cch94jZR.s 			page 76


 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
ARM GAS  /tmp/cch94jZR.s 			page 77


 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 78


 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 239              		.loc 3 271 3
 240              		.syntax unified
 241              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 242 002c BFF34F8F 		dsb 0xF
 243              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 244              		.loc 3 272 1
 245              		.thumb
 246              		.syntax unified
 247 0030 00BF     		nop
 248              	.LBE35:
 249              	.LBE34:
 250              	.LBB36:
 251              	.LBB37:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252              		.loc 3 260 3
 253              		.syntax unified
 254              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 255 0032 BFF36F8F 		isb 0xF
 256              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257              		.loc 3 261 1
 258              		.thumb
 259              		.syntax unified
 260 0036 00BF     		nop
 261              	.L15:
 262              	.LBE37:
 263              	.LBE36:
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
3896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
3897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 264              		.loc 2 3898 1
 265 0038 00BF     		nop
 266 003a 0C37     		adds	r7, r7, #12
 267              		.cfi_def_cfa_offset 4
 268 003c BD46     		mov	sp, r7
 269              		.cfi_def_cfa_register 13
 270              		@ sp needed
 271 003e 5DF8047B 		ldr	r7, [sp], #4
 272              		.cfi_restore 7
 273              		.cfi_def_cfa_offset 0
 274 0042 7047     		bx	lr
 275              	.L17:
 276              		.align	2
 277              	.L16:
 278 0044 00E100E0 		.word	-536813312
 279              		.cfi_endproc
ARM GAS  /tmp/cch94jZR.s 			page 79


 280              	.LFE154:
 282              		.section	.text.__NVIC_GetPendingIRQ,"ax",%progbits
 283              		.align	1
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	__NVIC_GetPendingIRQ:
 289              	.LFB155:
3899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Pending Interrupt
3903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
3904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not pending.
3906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is pending.
3907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
3910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 290              		.loc 2 3910 1
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 8
 293              		@ frame_needed = 1, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 295 0000 80B4     		push	{r7}
 296              		.cfi_def_cfa_offset 4
 297              		.cfi_offset 7, -4
 298 0002 83B0     		sub	sp, sp, #12
 299              		.cfi_def_cfa_offset 16
 300 0004 00AF     		add	r7, sp, #0
 301              		.cfi_def_cfa_register 7
 302 0006 0346     		mov	r3, r0
 303 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 304              		.loc 2 3911 6
 305 000a B7F90630 		ldrsh	r3, [r7, #6]
 306 000e 002B     		cmp	r3, #0
 307 0010 0EDB     		blt	.L19
3912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
 308              		.loc 2 3913 29
 309 0012 0B4A     		ldr	r2, .L21
 310              		.loc 2 3913 38
 311 0014 B7F90630 		ldrsh	r3, [r7, #6]
 312              		.loc 2 3913 54
 313 0018 5B09     		lsrs	r3, r3, #5
 314              		.loc 2 3913 35
 315 001a 4033     		adds	r3, r3, #64
 316 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 317              		.loc 2 3913 91
 318 0020 FB88     		ldrh	r3, [r7, #6]
 319 0022 03F01F03 		and	r3, r3, #31
 320              		.loc 2 3913 103
 321 0026 22FA03F3 		lsr	r3, r2, r3
 322              		.loc 2 3913 12
 323 002a 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/cch94jZR.s 			page 80


 324 002e 00E0     		b	.L20
 325              	.L19:
3914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
 326              		.loc 2 3917 11
 327 0030 0023     		movs	r3, #0
 328              	.L20:
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 329              		.loc 2 3919 1
 330 0032 1846     		mov	r0, r3
 331 0034 0C37     		adds	r7, r7, #12
 332              		.cfi_def_cfa_offset 4
 333 0036 BD46     		mov	sp, r7
 334              		.cfi_def_cfa_register 13
 335              		@ sp needed
 336 0038 5DF8047B 		ldr	r7, [sp], #4
 337              		.cfi_restore 7
 338              		.cfi_def_cfa_offset 0
 339 003c 7047     		bx	lr
 340              	.L22:
 341 003e 00BF     		.align	2
 342              	.L21:
 343 0040 00E100E0 		.word	-536813312
 344              		.cfi_endproc
 345              	.LFE155:
 347              		.section	.text.__NVIC_SetPendingIRQ,"ax",%progbits
 348              		.align	1
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	__NVIC_SetPendingIRQ:
 354              	.LFB156:
3920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Pending Interrupt
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
3925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
3929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 355              		.loc 2 3929 1
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 8
 358              		@ frame_needed = 1, uses_anonymous_args = 0
 359              		@ link register save eliminated.
 360 0000 80B4     		push	{r7}
 361              		.cfi_def_cfa_offset 4
 362              		.cfi_offset 7, -4
 363 0002 83B0     		sub	sp, sp, #12
 364              		.cfi_def_cfa_offset 16
 365 0004 00AF     		add	r7, sp, #0
 366              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cch94jZR.s 			page 81


 367 0006 0346     		mov	r3, r0
 368 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 369              		.loc 2 3930 6
 370 000a B7F90630 		ldrsh	r3, [r7, #6]
 371 000e 002B     		cmp	r3, #0
 372 0010 0CDB     		blt	.L25
3931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 373              		.loc 2 3932 81
 374 0012 FB88     		ldrh	r3, [r7, #6]
 375 0014 03F01F02 		and	r2, r3, #31
 376              		.loc 2 3932 9
 377 0018 0749     		ldr	r1, .L26
 378              		.loc 2 3932 18
 379 001a B7F90630 		ldrsh	r3, [r7, #6]
 380              		.loc 2 3932 34
 381 001e 5B09     		lsrs	r3, r3, #5
 382              		.loc 2 3932 45
 383 0020 0120     		movs	r0, #1
 384 0022 00FA02F2 		lsl	r2, r0, r2
 385              		.loc 2 3932 43
 386 0026 4033     		adds	r3, r3, #64
 387 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 388              	.L25:
3933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 389              		.loc 2 3934 1
 390 002c 00BF     		nop
 391 002e 0C37     		adds	r7, r7, #12
 392              		.cfi_def_cfa_offset 4
 393 0030 BD46     		mov	sp, r7
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
 396 0032 5DF8047B 		ldr	r7, [sp], #4
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
 399 0036 7047     		bx	lr
 400              	.L27:
 401              		.align	2
 402              	.L26:
 403 0038 00E100E0 		.word	-536813312
 404              		.cfi_endproc
 405              	.LFE156:
 407              		.section	.text.__NVIC_ClearPendingIRQ,"ax",%progbits
 408              		.align	1
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 413              	__NVIC_ClearPendingIRQ:
 414              	.LFB157:
3935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Pending Interrupt
3939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
3940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  /tmp/cch94jZR.s 			page 82


3941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
3944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 415              		.loc 2 3944 1
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 8
 418              		@ frame_needed = 1, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 420 0000 80B4     		push	{r7}
 421              		.cfi_def_cfa_offset 4
 422              		.cfi_offset 7, -4
 423 0002 83B0     		sub	sp, sp, #12
 424              		.cfi_def_cfa_offset 16
 425 0004 00AF     		add	r7, sp, #0
 426              		.cfi_def_cfa_register 7
 427 0006 0346     		mov	r3, r0
 428 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 429              		.loc 2 3945 6
 430 000a B7F90630 		ldrsh	r3, [r7, #6]
 431 000e 002B     		cmp	r3, #0
 432 0010 0CDB     		blt	.L30
3946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 433              		.loc 2 3947 81
 434 0012 FB88     		ldrh	r3, [r7, #6]
 435 0014 03F01F02 		and	r2, r3, #31
 436              		.loc 2 3947 9
 437 0018 0749     		ldr	r1, .L31
 438              		.loc 2 3947 18
 439 001a B7F90630 		ldrsh	r3, [r7, #6]
 440              		.loc 2 3947 34
 441 001e 5B09     		lsrs	r3, r3, #5
 442              		.loc 2 3947 45
 443 0020 0120     		movs	r0, #1
 444 0022 00FA02F2 		lsl	r2, r0, r2
 445              		.loc 2 3947 43
 446 0026 6033     		adds	r3, r3, #96
 447 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 448              	.L30:
3948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 449              		.loc 2 3949 1
 450 002c 00BF     		nop
 451 002e 0C37     		adds	r7, r7, #12
 452              		.cfi_def_cfa_offset 4
 453 0030 BD46     		mov	sp, r7
 454              		.cfi_def_cfa_register 13
 455              		@ sp needed
 456 0032 5DF8047B 		ldr	r7, [sp], #4
 457              		.cfi_restore 7
 458              		.cfi_def_cfa_offset 0
 459 0036 7047     		bx	lr
 460              	.L32:
 461              		.align	2
 462              	.L31:
ARM GAS  /tmp/cch94jZR.s 			page 83


 463 0038 00E100E0 		.word	-536813312
 464              		.cfi_endproc
 465              	.LFE157:
 467              		.section	.text.__NVIC_GetActive,"ax",%progbits
 468              		.align	1
 469              		.syntax unified
 470              		.thumb
 471              		.thumb_func
 473              	__NVIC_GetActive:
 474              	.LFB158:
3950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Active Interrupt
3954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
3955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not active.
3957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is active.
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 475              		.loc 2 3961 1
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 8
 478              		@ frame_needed = 1, uses_anonymous_args = 0
 479              		@ link register save eliminated.
 480 0000 80B4     		push	{r7}
 481              		.cfi_def_cfa_offset 4
 482              		.cfi_offset 7, -4
 483 0002 83B0     		sub	sp, sp, #12
 484              		.cfi_def_cfa_offset 16
 485 0004 00AF     		add	r7, sp, #0
 486              		.cfi_def_cfa_register 7
 487 0006 0346     		mov	r3, r0
 488 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 489              		.loc 2 3962 6
 490 000a B7F90630 		ldrsh	r3, [r7, #6]
 491 000e 002B     		cmp	r3, #0
 492 0010 0EDB     		blt	.L34
3963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
 493              		.loc 2 3964 29
 494 0012 0B4A     		ldr	r2, .L36
 495              		.loc 2 3964 38
 496 0014 B7F90630 		ldrsh	r3, [r7, #6]
 497              		.loc 2 3964 54
 498 0018 5B09     		lsrs	r3, r3, #5
 499              		.loc 2 3964 35
 500 001a 8033     		adds	r3, r3, #128
 501 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 502              		.loc 2 3964 91
 503 0020 FB88     		ldrh	r3, [r7, #6]
 504 0022 03F01F03 		and	r3, r3, #31
 505              		.loc 2 3964 103
 506 0026 22FA03F3 		lsr	r3, r2, r3
ARM GAS  /tmp/cch94jZR.s 			page 84


 507              		.loc 2 3964 12
 508 002a 03F00103 		and	r3, r3, #1
 509 002e 00E0     		b	.L35
 510              	.L34:
3965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
 511              		.loc 2 3968 11
 512 0030 0023     		movs	r3, #0
 513              	.L35:
3969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 514              		.loc 2 3970 1
 515 0032 1846     		mov	r0, r3
 516 0034 0C37     		adds	r7, r7, #12
 517              		.cfi_def_cfa_offset 4
 518 0036 BD46     		mov	sp, r7
 519              		.cfi_def_cfa_register 13
 520              		@ sp needed
 521 0038 5DF8047B 		ldr	r7, [sp], #4
 522              		.cfi_restore 7
 523              		.cfi_def_cfa_offset 0
 524 003c 7047     		bx	lr
 525              	.L37:
 526 003e 00BF     		.align	2
 527              	.L36:
 528 0040 00E100E0 		.word	-536813312
 529              		.cfi_endproc
 530              	.LFE158:
 532              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 533              		.align	1
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 538              	__NVIC_SetPriority:
 539              	.LFB162:
3971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Target State
3976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
3977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  if interrupt is assigned to Non Secure
3980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
3983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
ARM GAS  /tmp/cch94jZR.s 			page 85


3991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Target State
3997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
4004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Interrupt Target State
4019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
4020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
4026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Priority
4042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
4043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Interrupt number.
4046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  priority  Priority to set.
4047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    The priority cannot be set for every processor exception.
ARM GAS  /tmp/cch94jZR.s 			page 86


4048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
4050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 540              		.loc 2 4050 1
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 8
 543              		@ frame_needed = 1, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 545 0000 80B4     		push	{r7}
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 7, -4
 548 0002 83B0     		sub	sp, sp, #12
 549              		.cfi_def_cfa_offset 16
 550 0004 00AF     		add	r7, sp, #0
 551              		.cfi_def_cfa_register 7
 552 0006 0346     		mov	r3, r0
 553 0008 3960     		str	r1, [r7]
 554 000a FB80     		strh	r3, [r7, #6]	@ movhi
4051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 555              		.loc 2 4051 6
 556 000c B7F90630 		ldrsh	r3, [r7, #6]
 557 0010 002B     		cmp	r3, #0
 558 0012 0ADB     		blt	.L39
4052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 559              		.loc 2 4053 49
 560 0014 3B68     		ldr	r3, [r7]
 561 0016 DAB2     		uxtb	r2, r3
 562              		.loc 2 4053 9
 563 0018 0C49     		ldr	r1, .L42
 564              		.loc 2 4053 16
 565 001a B7F90630 		ldrsh	r3, [r7, #6]
 566              		.loc 2 4053 49
 567 001e 1201     		lsls	r2, r2, #4
 568 0020 D2B2     		uxtb	r2, r2
 569              		.loc 2 4053 47
 570 0022 0B44     		add	r3, r3, r1
 571 0024 83F80023 		strb	r2, [r3, #768]
4054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
4058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 572              		.loc 2 4059 1
 573 0028 0AE0     		b	.L41
 574              	.L39:
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 575              		.loc 2 4057 49
 576 002a 3B68     		ldr	r3, [r7]
 577 002c DAB2     		uxtb	r2, r3
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 578              		.loc 2 4057 8
 579 002e 0849     		ldr	r1, .L42+4
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 580              		.loc 2 4057 33
 581 0030 FB88     		ldrh	r3, [r7, #6]
ARM GAS  /tmp/cch94jZR.s 			page 87


 582 0032 03F00F03 		and	r3, r3, #15
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 583              		.loc 2 4057 41
 584 0036 043B     		subs	r3, r3, #4
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 585              		.loc 2 4057 49
 586 0038 1201     		lsls	r2, r2, #4
 587 003a D2B2     		uxtb	r2, r2
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 588              		.loc 2 4057 47
 589 003c 0B44     		add	r3, r3, r1
 590 003e 1A76     		strb	r2, [r3, #24]
 591              	.L41:
 592              		.loc 2 4059 1
 593 0040 00BF     		nop
 594 0042 0C37     		adds	r7, r7, #12
 595              		.cfi_def_cfa_offset 4
 596 0044 BD46     		mov	sp, r7
 597              		.cfi_def_cfa_register 13
 598              		@ sp needed
 599 0046 5DF8047B 		ldr	r7, [sp], #4
 600              		.cfi_restore 7
 601              		.cfi_def_cfa_offset 0
 602 004a 7047     		bx	lr
 603              	.L43:
 604              		.align	2
 605              	.L42:
 606 004c 00E100E0 		.word	-536813312
 607 0050 00ED00E0 		.word	-536810240
 608              		.cfi_endproc
 609              	.LFE162:
 611              		.section	.text.__NVIC_GetPriority,"ax",%progbits
 612              		.align	1
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 617              	__NVIC_GetPriority:
 618              	.LFB163:
4060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Priority
4064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
4065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn  Interrupt number.
4068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Interrupt Priority.
4069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       Value is aligned automatically to the implemented priority bits of the microc
4070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
4072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 619              		.loc 2 4072 1
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 8
 622              		@ frame_needed = 1, uses_anonymous_args = 0
 623              		@ link register save eliminated.
 624 0000 80B4     		push	{r7}
ARM GAS  /tmp/cch94jZR.s 			page 88


 625              		.cfi_def_cfa_offset 4
 626              		.cfi_offset 7, -4
 627 0002 83B0     		sub	sp, sp, #12
 628              		.cfi_def_cfa_offset 16
 629 0004 00AF     		add	r7, sp, #0
 630              		.cfi_def_cfa_register 7
 631 0006 0346     		mov	r3, r0
 632 0008 FB80     		strh	r3, [r7, #6]	@ movhi
4073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 633              		.loc 2 4074 6
 634 000a B7F90630 		ldrsh	r3, [r7, #6]
 635 000e 002B     		cmp	r3, #0
 636 0010 09DB     		blt	.L45
4075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 637              		.loc 2 4076 27
 638 0012 0D4A     		ldr	r2, .L47
 639              		.loc 2 4076 34
 640 0014 B7F90630 		ldrsh	r3, [r7, #6]
 641              		.loc 2 4076 32
 642 0018 1344     		add	r3, r3, r2
 643 001a 93F80033 		ldrb	r3, [r3, #768]
 644 001e DBB2     		uxtb	r3, r3
 645              		.loc 2 4076 65
 646 0020 1B09     		lsrs	r3, r3, #4
 647 0022 DBB2     		uxtb	r3, r3
 648 0024 09E0     		b	.L46
 649              	.L45:
4077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 650              		.loc 2 4080 26
 651 0026 094A     		ldr	r2, .L47+4
 652              		.loc 2 4080 51
 653 0028 FB88     		ldrh	r3, [r7, #6]
 654 002a 03F00F03 		and	r3, r3, #15
 655              		.loc 2 4080 59
 656 002e 043B     		subs	r3, r3, #4
 657              		.loc 2 4080 32
 658 0030 1344     		add	r3, r3, r2
 659 0032 1B7E     		ldrb	r3, [r3, #24]
 660 0034 DBB2     		uxtb	r3, r3
 661              		.loc 2 4080 65
 662 0036 1B09     		lsrs	r3, r3, #4
 663 0038 DBB2     		uxtb	r3, r3
 664              	.L46:
4081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 665              		.loc 2 4082 1
 666 003a 1846     		mov	r0, r3
 667 003c 0C37     		adds	r7, r7, #12
 668              		.cfi_def_cfa_offset 4
 669 003e BD46     		mov	sp, r7
 670              		.cfi_def_cfa_register 13
 671              		@ sp needed
ARM GAS  /tmp/cch94jZR.s 			page 89


 672 0040 5DF8047B 		ldr	r7, [sp], #4
 673              		.cfi_restore 7
 674              		.cfi_def_cfa_offset 0
 675 0044 7047     		bx	lr
 676              	.L48:
 677 0046 00BF     		.align	2
 678              	.L47:
 679 0048 00E100E0 		.word	-536813312
 680 004c 00ED00E0 		.word	-536810240
 681              		.cfi_endproc
 682              	.LFE163:
 684              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 685              		.align	1
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 690              	NVIC_EncodePriority:
 691              	.LFB164:
4083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Encode Priority
4087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Encodes the priority for an interrupt with the given priority group,
4088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            preemptive priority value, and subpriority value.
4089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
4091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]     PriorityGroup  Used priority group.
4092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
4093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
4094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
4095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
4097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 692              		.loc 2 4097 1
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 32
 695              		@ frame_needed = 1, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 697 0000 80B4     		push	{r7}
 698              		.cfi_def_cfa_offset 4
 699              		.cfi_offset 7, -4
 700 0002 89B0     		sub	sp, sp, #36
 701              		.cfi_def_cfa_offset 40
 702 0004 00AF     		add	r7, sp, #0
 703              		.cfi_def_cfa_register 7
 704 0006 F860     		str	r0, [r7, #12]
 705 0008 B960     		str	r1, [r7, #8]
 706 000a 7A60     		str	r2, [r7, #4]
4098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 707              		.loc 2 4098 12
 708 000c FB68     		ldr	r3, [r7, #12]
 709 000e 03F00703 		and	r3, r3, #7
 710 0012 FB61     		str	r3, [r7, #28]
4099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
4100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t SubPriorityBits;
4101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
ARM GAS  /tmp/cch94jZR.s 			page 90


 711              		.loc 2 4102 31
 712 0014 FB69     		ldr	r3, [r7, #28]
 713 0016 C3F10703 		rsb	r3, r3, #7
 714              		.loc 2 4102 23
 715 001a 042B     		cmp	r3, #4
 716 001c 28BF     		it	cs
 717 001e 0423     		movcs	r3, #4
 718 0020 BB61     		str	r3, [r7, #24]
4103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 719              		.loc 2 4103 44
 720 0022 FB69     		ldr	r3, [r7, #28]
 721 0024 0433     		adds	r3, r3, #4
 722              		.loc 2 4103 109
 723 0026 062B     		cmp	r3, #6
 724 0028 02D9     		bls	.L50
 725              		.loc 2 4103 109 is_stmt 0 discriminator 1
 726 002a FB69     		ldr	r3, [r7, #28]
 727 002c 033B     		subs	r3, r3, #3
 728 002e 00E0     		b	.L51
 729              	.L50:
 730              		.loc 2 4103 109 discriminator 2
 731 0030 0023     		movs	r3, #0
 732              	.L51:
 733              		.loc 2 4103 23 is_stmt 1 discriminator 4
 734 0032 7B61     		str	r3, [r7, #20]
4104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return (
4106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 735              		.loc 2 4106 30
 736 0034 4FF0FF32 		mov	r2, #-1
 737 0038 BB69     		ldr	r3, [r7, #24]
 738 003a 02FA03F3 		lsl	r3, r2, r3
 739 003e DA43     		mvns	r2, r3
 740 0040 BB68     		ldr	r3, [r7, #8]
 741 0042 1A40     		ands	r2, r2, r3
 742              		.loc 2 4106 82
 743 0044 7B69     		ldr	r3, [r7, #20]
 744 0046 9A40     		lsls	r2, r2, r3
4107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 745              		.loc 2 4107 30
 746 0048 4FF0FF31 		mov	r1, #-1
 747 004c 7B69     		ldr	r3, [r7, #20]
 748 004e 01FA03F3 		lsl	r3, r1, r3
 749 0052 D943     		mvns	r1, r3
 750 0054 7B68     		ldr	r3, [r7, #4]
 751 0056 0B40     		ands	r3, r3, r1
4106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 752              		.loc 2 4106 102
 753 0058 1343     		orrs	r3, r3, r2
4108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****          );
4109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 754              		.loc 2 4109 1
 755 005a 1846     		mov	r0, r3
 756 005c 2437     		adds	r7, r7, #36
 757              		.cfi_def_cfa_offset 4
 758 005e BD46     		mov	sp, r7
 759              		.cfi_def_cfa_register 13
ARM GAS  /tmp/cch94jZR.s 			page 91


 760              		@ sp needed
 761 0060 5DF8047B 		ldr	r7, [sp], #4
 762              		.cfi_restore 7
 763              		.cfi_def_cfa_offset 0
 764 0064 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE164:
 768              		.section	.text.NVIC_DecodePriority,"ax",%progbits
 769              		.align	1
 770              		.syntax unified
 771              		.thumb
 772              		.thumb_func
 774              	NVIC_DecodePriority:
 775              	.LFB165:
4110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Decode Priority
4114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Decodes an interrupt priority value with a given priority group to
4115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            preemptive priority value and subpriority value.
4116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
4118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
4119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]     PriorityGroup  Used priority group.
4120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
4121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
4122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
4124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 776              		.loc 2 4124 1
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 32
 779              		@ frame_needed = 1, uses_anonymous_args = 0
 780              		@ link register save eliminated.
 781 0000 80B4     		push	{r7}
 782              		.cfi_def_cfa_offset 4
 783              		.cfi_offset 7, -4
 784 0002 89B0     		sub	sp, sp, #36
 785              		.cfi_def_cfa_offset 40
 786 0004 00AF     		add	r7, sp, #0
 787              		.cfi_def_cfa_register 7
 788 0006 F860     		str	r0, [r7, #12]
 789 0008 B960     		str	r1, [r7, #8]
 790 000a 7A60     		str	r2, [r7, #4]
 791 000c 3B60     		str	r3, [r7]
4125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 792              		.loc 2 4125 12
 793 000e BB68     		ldr	r3, [r7, #8]
 794 0010 03F00703 		and	r3, r3, #7
 795 0014 FB61     		str	r3, [r7, #28]
4126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
4127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t SubPriorityBits;
4128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 796              		.loc 2 4129 31
 797 0016 FB69     		ldr	r3, [r7, #28]
 798 0018 C3F10703 		rsb	r3, r3, #7
ARM GAS  /tmp/cch94jZR.s 			page 92


 799              		.loc 2 4129 23
 800 001c 042B     		cmp	r3, #4
 801 001e 28BF     		it	cs
 802 0020 0423     		movcs	r3, #4
 803 0022 BB61     		str	r3, [r7, #24]
4130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 804              		.loc 2 4130 44
 805 0024 FB69     		ldr	r3, [r7, #28]
 806 0026 0433     		adds	r3, r3, #4
 807              		.loc 2 4130 109
 808 0028 062B     		cmp	r3, #6
 809 002a 02D9     		bls	.L54
 810              		.loc 2 4130 109 is_stmt 0 discriminator 1
 811 002c FB69     		ldr	r3, [r7, #28]
 812 002e 033B     		subs	r3, r3, #3
 813 0030 00E0     		b	.L55
 814              	.L54:
 815              		.loc 2 4130 109 discriminator 2
 816 0032 0023     		movs	r3, #0
 817              	.L55:
 818              		.loc 2 4130 23 is_stmt 1 discriminator 4
 819 0034 7B61     		str	r3, [r7, #20]
4131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 820              		.loc 2 4132 33
 821 0036 FA68     		ldr	r2, [r7, #12]
 822 0038 7B69     		ldr	r3, [r7, #20]
 823 003a DA40     		lsrs	r2, r2, r3
 824              		.loc 2 4132 53
 825 003c 4FF0FF31 		mov	r1, #-1
 826 0040 BB69     		ldr	r3, [r7, #24]
 827 0042 01FA03F3 		lsl	r3, r1, r3
 828 0046 DB43     		mvns	r3, r3
 829 0048 1A40     		ands	r2, r2, r3
 830              		.loc 2 4132 21
 831 004a 7B68     		ldr	r3, [r7, #4]
 832 004c 1A60     		str	r2, [r3]
4133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 833              		.loc 2 4133 53
 834 004e 4FF0FF32 		mov	r2, #-1
 835 0052 7B69     		ldr	r3, [r7, #20]
 836 0054 02FA03F3 		lsl	r3, r2, r3
 837 0058 DA43     		mvns	r2, r3
 838 005a FB68     		ldr	r3, [r7, #12]
 839 005c 1A40     		ands	r2, r2, r3
 840              		.loc 2 4133 21
 841 005e 3B68     		ldr	r3, [r7]
 842 0060 1A60     		str	r2, [r3]
4134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 843              		.loc 2 4134 1
 844 0062 00BF     		nop
 845 0064 2437     		adds	r7, r7, #36
 846              		.cfi_def_cfa_offset 4
 847 0066 BD46     		mov	sp, r7
 848              		.cfi_def_cfa_register 13
 849              		@ sp needed
 850 0068 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/cch94jZR.s 			page 93


 851              		.cfi_restore 7
 852              		.cfi_def_cfa_offset 0
 853 006c 7047     		bx	lr
 854              		.cfi_endproc
 855              	.LFE165:
 857              		.section	.text.__NVIC_SystemReset,"ax",%progbits
 858              		.align	1
 859              		.syntax unified
 860              		.thumb
 861              		.thumb_func
 863              	__NVIC_SystemReset:
 864              	.LFB168:
4135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Vector
4139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
4140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            VTOR must been relocated to SRAM before.
4143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn      Interrupt number
4144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   vector    Address of interrupt handler function
4145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
4147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
4149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
4150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __DSB();
4151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Vector
4156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads an interrupt vector from interrupt vector table.
4157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn      Interrupt number.
4160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                 Address of interrupt handler function
4161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
4163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
4165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
4166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   System Reset
4171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Initiates a system reset request to reset the MCU.
4172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
4174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 865              		.loc 2 4174 1
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 0
 868              		@ frame_needed = 1, uses_anonymous_args = 0
 869              		@ link register save eliminated.
ARM GAS  /tmp/cch94jZR.s 			page 94


 870 0000 80B4     		push	{r7}
 871              		.cfi_def_cfa_offset 4
 872              		.cfi_offset 7, -4
 873 0002 00AF     		add	r7, sp, #0
 874              		.cfi_def_cfa_register 7
 875              	.LBB38:
 876              	.LBB39:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 877              		.loc 3 271 3
 878              		.syntax unified
 879              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 880 0004 BFF34F8F 		dsb 0xF
 881              	@ 0 "" 2
 882              		.loc 3 272 1
 883              		.thumb
 884              		.syntax unified
 885 0008 00BF     		nop
 886              	.LBE39:
 887              	.LBE38:
4175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __DSB();                                                          /* Ensure all outstanding memor
4176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                                                                        buffered write are completed
4177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
4178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 888              		.loc 2 4178 32
 889 000a 064B     		ldr	r3, .L58
 890 000c DB68     		ldr	r3, [r3, #12]
 891              		.loc 2 4178 40
 892 000e 03F4E062 		and	r2, r3, #1792
4177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 893              		.loc 2 4177 6
 894 0012 0449     		ldr	r1, .L58
4177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 895              		.loc 2 4177 17
 896 0014 044B     		ldr	r3, .L58+4
 897 0016 1343     		orrs	r3, r3, r2
4177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 898              		.loc 2 4177 15
 899 0018 CB60     		str	r3, [r1, #12]
 900              	.LBB40:
 901              	.LBB41:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 902              		.loc 3 271 3
 903              		.syntax unified
 904              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 905 001a BFF34F8F 		dsb 0xF
 906              	@ 0 "" 2
 907              		.loc 3 272 1
 908              		.thumb
 909              		.syntax unified
 910 001e 00BF     		nop
 911              	.L57:
 912              	.LBE41:
 913              	.LBE40:
4179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
4180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __DSB();                                                          /* Ensure completion of memory 
4181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   for(;;)                                                           /* wait until reset */
ARM GAS  /tmp/cch94jZR.s 			page 95


4183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __NOP();
 914              		.loc 2 4184 5 discriminator 1
 915              		.syntax unified
 916              	@ 4184 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h" 1
 917 0020 00BF     		nop
 918              	@ 0 "" 2
 919              		.thumb
 920              		.syntax unified
 921 0022 FDE7     		b	.L57
 922              	.L59:
 923              		.align	2
 924              	.L58:
 925 0024 00ED00E0 		.word	-536810240
 926 0028 0400FA05 		.word	100270084
 927              		.cfi_endproc
 928              	.LFE168:
 930              		.section	.text.SysTick_Config,"ax",%progbits
 931              		.align	1
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 936              	SysTick_Config:
 937              	.LFB233:
4185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping (non-secure)
4191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the non-secure priority grouping field when in secure state using the required unlo
4192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
4193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
4194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
4196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
4197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
4199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
4201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
4202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB_NS->AIRCR;                                                   /* read old regist
4204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
4205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
4206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
4207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );              /
4208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB_NS->AIRCR =  reg_value;
4209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping (non-secure)
4214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the non-secure NVIC when in secure state.
4215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
4216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
ARM GAS  /tmp/cch94jZR.s 			page 96


4218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
4220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt (non-secure)
4225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in 
4226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
4230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status (non-secure)
4240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt con
4241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
4243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
4244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
4247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt (non-secure)
4261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in
4262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
4266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
ARM GAS  /tmp/cch94jZR.s 			page 97


4275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Pending Interrupt (non-secure)
4276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns 
4277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not pending.
4279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is pending.
4280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
4283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Pending Interrupt (non-secure)
4297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending regis
4298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
4302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Pending Interrupt (non-secure)
4312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending reg
4313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
4317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Active Interrupt (non-secure)
4327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the active register in non-secure NVIC when in secure state and returns the active
4328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not active.
4330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is active.
4331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
ARM GAS  /tmp/cch94jZR.s 			page 98


4332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
4334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Priority (non-secure)
4348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority of a non-secure device specific interrupt or a non-secure processor ex
4349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Interrupt number.
4352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  priority  Priority to set.
4353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    The priority cannot be set for every non-secure processor exception.
4354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
4356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
4360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
4364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Priority (non-secure)
4370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority of a non-secure device specific interrupt or a non-secure processor e
4371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn  Interrupt number.
4374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Interrupt Priority. Value is aligned automatically to the implemented priorit
4375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
4377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
4382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
4386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
ARM GAS  /tmp/cch94jZR.s 			page 99


4389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_NVICFunctions */
4391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  MPU functions  #################################### */
4393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
4395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "mpu_armv8.h"
4397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
4399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  PMU functions and events  #################################### */
4401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
4403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "pmu_armv8.h"
4405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Cortex-M55 PMU events
4408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    Architectural PMU events can be found in pmu_armv8.h
4409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
4410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR                          0xC000             /*!< Any ECC error */
4412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL                    0xC001             /*!< Any fatal ECC error */
4413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_DCACHE                   0xC010             /*!< Any ECC error in the d
4414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_ICACHE                   0xC011             /*!< Any ECC error in the i
4415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_DCACHE             0xC012             /*!< Any fatal ECC error in
4416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_ICACHE             0xC013             /*!< Any fatal ECC error in
4417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_DTCM                     0xC020             /*!< Any ECC error in the D
4418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_ITCM                     0xC021             /*!< Any ECC error in the I
4419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_DTCM               0xC022             /*!< Any fatal ECC error in
4420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_ITCM               0xC023             /*!< Any fatal ECC error in
4421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LINEFILL                      0xC100             /*!< A prefetcher starts a 
4422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_CANCEL                        0xC101             /*!< A prefetcher stops pre
4423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_DROP_LINEFILL                 0xC102             /*!< A linefill triggered b
4424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_NWAMODE_ENTER                    0xC200             /*!< No write-allocate mode
4425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_NWAMODE                          0xC201             /*!< Write-allocate store i
4426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_SAHB_ACCESS                      0xC300             /*!< Read or write access o
4427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PAHB_ACCESS                      0xC301             /*!< Read or write access t
4428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_AXI_WRITE_ACCESS                 0xC302             /*!< Any beat access to M-A
4429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_AXI_READ_ACCESS                  0xC303             /*!< Any beat access to M-A
4430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_DOSTIMEOUT_DOUBLE                0xC400             /*!< Denial of Service time
4431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_DOSTIMEOUT_TRIPLE                0xC401             /*!< Denial of Service time
4432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
4434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  FPU functions  #################################### */
4436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
4439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Function that provides FPU type.
4440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   get FPU type
4445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details returns the FPU type
ARM GAS  /tmp/cch94jZR.s 			page 100


4446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \returns
4447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  0: No FPU
4448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  1: Single precision FPU
4449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  2: Double + Single precision FPU
4450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
4452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t mvfr0;
4454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   mvfr0 = FPU->MVFR0;
4456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if      ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x220U)
4457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 2U;           /* Double + Single precision FPU */
4459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else if ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x020U)
4461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 1U;           /* Single precision FPU */
4463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 0U;           /* No FPU */
4467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_FpuFunctions */
4472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  MVE functions  #################################### */
4474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_MveFunctions MVE Functions
4477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Function that provides MVE type.
4478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   get MVE type
4483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details returns the MVE type
4484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \returns
4485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  0: No Vector Extension (MVE)
4486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  1: Integer Vector Extension (MVE-I)
4487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  2: Floating-point Vector Extension (MVE-F)
4488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SCB_GetMVEType(void)
4490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   const uint32_t mvfr1 = FPU->MVFR1;
4492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if      ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x2U << FPU_MVFR1_MVE_Pos))
4493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 2U;
4495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else if ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x1U << FPU_MVFR1_MVE_Pos))
4497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 1U;
4499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 0U;
ARM GAS  /tmp/cch94jZR.s 			page 101


4503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_MveFunctions */
4508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  Cache functions  #################################### */
4511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
4513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
4514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cachel1_armv7.h"
4515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
4516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   SAU functions  #################################### */
4519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_SAUFunctions SAU Functions
4522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that configure the SAU.
4523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable SAU
4530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables the Security Attribution Unit (SAU).
4531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_SAU_Enable(void)
4533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
4535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable SAU
4541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables the Security Attribution Unit (SAU).
4542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_SAU_Disable(void)
4544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
4546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_SAUFunctions */
4551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    Debug Control function  ##################################
4556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
4559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that access the Debug Control Block.
ARM GAS  /tmp/cch94jZR.s 			page 102


4560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Debug Authentication Control Register
4566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details writes to Debug Authentication Control register.
4567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  value  value to be writen.
4568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
4570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     DCB->DAUTHCTRL = value;
4574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Control Register
4581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads Debug Authentication Control register.
4582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Control Register.
4583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
4585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DCB->DAUTHCTRL);
4587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Debug Authentication Control Register (non-secure)
4593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details writes to non-secure Debug Authentication Control register when in secure state.
4594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  value  value to be writen
4595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
4597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     DCB_NS->DAUTHCTRL = value;
4601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Control Register (non-secure)
4608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads non-secure Debug Authentication Control register when in secure state.
4609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Control Register.
4610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
4612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DCB_NS->DAUTHCTRL);
4614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/cch94jZR.s 			page 103


4617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_DCBFunctions */
4618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    Debug Identification function  ###########################
4623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
4626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that access the Debug Identification Block.
4627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Status Register
4633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads Debug Authentication Status register.
4634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Status Register.
4635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
4637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DIB->DAUTHSTATUS);
4639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Status Register (non-secure)
4645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads non-secure Debug Authentication Status register when in secure state.
4646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Status Register.
4647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
4649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DIB_NS->DAUTHSTATUS);
4651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_DCBFunctions */
4655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    SysTick function  ########################################
4660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
4663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that configure the System.
4664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
4668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   System Tick Configuration
4671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
4672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Counter is in free running mode to generate periodic interrupts.
4673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  ticks  Number of ticks between two interrupts.
ARM GAS  /tmp/cch94jZR.s 			page 104


4674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return          0  Function succeeded.
4675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return          1  Function failed.
4676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
4677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
4678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            must contain a vendor-specific implementation of this function.
4679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
4681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 938              		.loc 2 4681 1
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 8
 941              		@ frame_needed = 1, uses_anonymous_args = 0
 942 0000 80B5     		push	{r7, lr}
 943              		.cfi_def_cfa_offset 8
 944              		.cfi_offset 7, -8
 945              		.cfi_offset 14, -4
 946 0002 82B0     		sub	sp, sp, #8
 947              		.cfi_def_cfa_offset 16
 948 0004 00AF     		add	r7, sp, #0
 949              		.cfi_def_cfa_register 7
 950 0006 7860     		str	r0, [r7, #4]
4682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 951              		.loc 2 4682 14
 952 0008 7B68     		ldr	r3, [r7, #4]
 953 000a 013B     		subs	r3, r3, #1
 954              		.loc 2 4682 6
 955 000c B3F1807F 		cmp	r3, #16777216
 956 0010 01D3     		bcc	.L61
4683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (1UL);                                                   /* Reload value impossible */
 957              		.loc 2 4684 12
 958 0012 0123     		movs	r3, #1
 959 0014 0FE0     		b	.L62
 960              	.L61:
4685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 961              		.loc 2 4687 10
 962 0016 0A4A     		ldr	r2, .L63
 963              		.loc 2 4687 20
 964 0018 7B68     		ldr	r3, [r7, #4]
 965 001a 013B     		subs	r3, r3, #1
 966              		.loc 2 4687 18
 967 001c 5360     		str	r3, [r2, #4]
4688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 968              		.loc 2 4688 3
 969 001e 0F21     		movs	r1, #15
 970 0020 4FF0FF30 		mov	r0, #-1
 971 0024 FFF7FEFF 		bl	__NVIC_SetPriority
4689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 972              		.loc 2 4689 10
 973 0028 054B     		ldr	r3, .L63
 974              		.loc 2 4689 18
 975 002a 0022     		movs	r2, #0
 976 002c 9A60     		str	r2, [r3, #8]
4690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 977              		.loc 2 4690 10
ARM GAS  /tmp/cch94jZR.s 			page 105


 978 002e 044B     		ldr	r3, .L63
 979              		.loc 2 4690 18
 980 0030 0722     		movs	r2, #7
 981 0032 1A60     		str	r2, [r3]
4691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                    SysTick_CTRL_TICKINT_Msk   |
4692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
4693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return (0UL);                                                     /* Function successful */
 982              		.loc 2 4693 10
 983 0034 0023     		movs	r3, #0
 984              	.L62:
4694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 985              		.loc 2 4694 1
 986 0036 1846     		mov	r0, r3
 987 0038 0837     		adds	r7, r7, #8
 988              		.cfi_def_cfa_offset 8
 989 003a BD46     		mov	sp, r7
 990              		.cfi_def_cfa_register 13
 991              		@ sp needed
 992 003c 80BD     		pop	{r7, pc}
 993              	.L64:
 994 003e 00BF     		.align	2
 995              	.L63:
 996 0040 10E000E0 		.word	-536813552
 997              		.cfi_endproc
 998              	.LFE233:
 1000              		.section	.rodata
 1001              		.align	2
 1002              	.LC0:
 1003 0000 53544D33 		.ascii	"STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/st"
 1003      32437562 
 1003      655F4657 
 1003      5F4E362F 
 1003      44726976 
 1004 0033 6D33326E 		.ascii	"m32n6xx_hal_cortex.c\000"
 1004      3678785F 
 1004      68616C5F 
 1004      636F7274 
 1004      65782E63 
 1005              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 1006              		.align	1
 1007              		.global	HAL_NVIC_SetPriorityGrouping
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1012              	HAL_NVIC_SetPriorityGrouping:
 1013              	.LFB835:
   1:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
   2:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
   3:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @file    stm32n6xx_hal_cortex.c
   4:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @author  MCD Application Team
   5:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  11:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
ARM GAS  /tmp/cch94jZR.s 			page 106


  12:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @attention
  13:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  14:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * Copyright (c) 2023 STMicroelectronics.
  15:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * All rights reserved.
  16:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  17:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * in the root directory of this software component.
  19:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  21:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
  22:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   @verbatim
  23:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
  24:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                         ##### How to use this driver #####
  25:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
  26:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  27:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  28:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  29:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===========================================================
  30:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  31:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  32:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     The Cortex-M55 exceptions are managed by CMSIS functions.
  33:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  34:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  35:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  36:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  37:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  38:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  39:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  40:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  41:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  42:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  43:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest sub priority
  44:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  45:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  46:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  47:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  48:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ========================================================
  49:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  50:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  51:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  52:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  53:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        is a CMSIS function that:
  54:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  55:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  56:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  57:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  58:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  59:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  60:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  61:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  62:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  63:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  64:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        inside the stm32n6xx_hal_cortex.h file.
  65:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  66:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  67:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  68:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
ARM GAS  /tmp/cch94jZR.s 			page 107


  69:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  70:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  71:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  72:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  73:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  74:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  75:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  76:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  77:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure MPU (secure and non secure) using CORTEX HAL driver ***
  78:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ============================================================================
  79:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  80:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     This section provides functions allowing to configure both secure and non-secure MPUs.
  81:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  82:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function.
  83:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function.
  84:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable_NS() function to address the non secure MPU.
  85:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable_NS() function to address the non secure MPU.
  86:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion()
  87:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         and HAL_MPU_ConfigRegion_NS() to address the non secure MPU.
  88:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU Memory attributes using HAL_MPU_ConfigMemoryAttributes()
  89:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         and HAL_MPU_ConfigMemoryAttributes_NS() to address the non secure MPU.
  90:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  91:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     A device memory has the following attributes:
  92:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) G or nG: gathering or non-gathering. (multiple accesses to a device can be merged into a si
  93:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     transaction except for operations with memory ordering semantics, for example, memory barrier
  94:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     instructions, load acquire/store release).
  95:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) R or nR: reordering
  96:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) E or nE: early write acknowledge (similar to bufferable)
  97:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  98:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Only four combinations of these attributes are valid:
  99:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGnRnE: equivalent to Armv7-M strongly ordered memory type
 100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGnRE: equivalent to Armv7-M device memory
 101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGRE: new to Armv8-M
 102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-GRE: new to Armv8-M
 103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     A normal memory has the following attributes:
 105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Cache Allocation attribute : set when a cache line is allocated (no allocation, read/write/
 106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Cache write policy : write through (write to cache AND memory), write back (memory is writt
 107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Transient : indicates that the region will be used for a short period of time
 108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     For normal memory, attributes can be set for inner and outer caches separately.
 109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Note that outer attributes set to 0 change the memory to device mode. Both inner and outer attr
 110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Sample configurations
 112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Inner-outer cacheable, write back, read-write allocate INNER_OUTER(MPU_RW_ALLOCATE | MPU_WR
 113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Inner write back, read allocation, outer non-cacheable (MPU_R_ALLOCATE | MPU_WRITE_BACK) | 
 114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     For detail on memory attributes, refer to the ARMv8-m MPU documentation.
 115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     On STM32N6xx, the MPUs are split memory into regions (up to sixteen for both Secure and Non-Sec
 117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     The secure MPU is only available when TrustZone is activated.
 118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function or HAL_MPU_Enable_NS function for non-secure
 120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function or HAL_MPU_Disable_NS function for non-sec
 121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU region using HAL_MPU_EnableRegion() function or HAL_MPU_EnableRegion_NS func
 122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU region using HAL_MPU_DisableRegion() function or HAL_MPU_DisableRegion_NS f
 123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion() function or HAL_MPU_ConfigRegion_NS f
 124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         for non-secure MPU.
 125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU memory attributes using HAL_MPU_ConfigMemoryAttributes() function or
ARM GAS  /tmp/cch94jZR.s 			page 108


 126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         HAL_MPU_ConfigMemoryAttributes_NS function for non-secure MPU.
 127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) The HAL_MPU_XXX_NS functions are only available when TrustZone is activated and CPU in secu
 129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         _NS functions are targeting non secure MPU, in any other cases APIs without NS shall be use
 130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   @endverbatim
 132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
 133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
 135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
 136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
 139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
 141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 4 bi
 142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
 144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 3 bi
 145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
 147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 2 bi
 148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
 150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 1 bi
 151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
 153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 0 bi
 154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #include "stm32n6xx_hal.h"
 159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup STM32N6xx_HAL_Driver
 161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX
 165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
 166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @defgroup CORTEX_Private_Functions CORTEX Private Functions
 177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *pMPU_RegionInit);
 180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *pMPU_Attri
 181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
ARM GAS  /tmp/cch94jZR.s 			page 109


 183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions
 194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
 195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @verbatim
 196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
 200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       SysTick functionalities
 202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @endverbatim
 204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         using the required unlock sequence.
 211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length.
 212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0  0 bit  for pre-emption priority,
 214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    4 bits for subpriority
 215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1  1 bit  for pre-emption priority,
 216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    3 bits for subpriority
 217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2  2 bits for pre-emption priority,
 218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    2 bits for subpriority
 219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3  3 bits for pre-emption priority,
 220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4  4 bits for pre-emption priority,
 222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1014              		.loc 1 228 1
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 8
 1017              		@ frame_needed = 1, uses_anonymous_args = 0
 1018 0000 80B5     		push	{r7, lr}
 1019              		.cfi_def_cfa_offset 8
 1020              		.cfi_offset 7, -8
 1021              		.cfi_offset 14, -4
 1022 0002 82B0     		sub	sp, sp, #8
 1023              		.cfi_def_cfa_offset 16
 1024 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cch94jZR.s 			page 110


 1025              		.cfi_def_cfa_register 7
 1026 0006 7860     		str	r0, [r7, #4]
 229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 1027              		.loc 1 230 3
 1028 0008 7B68     		ldr	r3, [r7, #4]
 1029 000a 072B     		cmp	r3, #7
 1030 000c 0FD0     		beq	.L66
 1031              		.loc 1 230 3 is_stmt 0 discriminator 1
 1032 000e 7B68     		ldr	r3, [r7, #4]
 1033 0010 062B     		cmp	r3, #6
 1034 0012 0CD0     		beq	.L66
 1035              		.loc 1 230 3 discriminator 2
 1036 0014 7B68     		ldr	r3, [r7, #4]
 1037 0016 052B     		cmp	r3, #5
 1038 0018 09D0     		beq	.L66
 1039              		.loc 1 230 3 discriminator 3
 1040 001a 7B68     		ldr	r3, [r7, #4]
 1041 001c 042B     		cmp	r3, #4
 1042 001e 06D0     		beq	.L66
 1043              		.loc 1 230 3 discriminator 4
 1044 0020 7B68     		ldr	r3, [r7, #4]
 1045 0022 032B     		cmp	r3, #3
 1046 0024 03D0     		beq	.L66
 1047              		.loc 1 230 3 discriminator 5
 1048 0026 E621     		movs	r1, #230
 1049 0028 0448     		ldr	r0, .L67
 1050 002a FFF7FEFF 		bl	assert_failed
 1051              	.L66:
 231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 1052              		.loc 1 233 3 is_stmt 1
 1053 002e 7868     		ldr	r0, [r7, #4]
 1054 0030 FFF7FEFF 		bl	__NVIC_SetPriorityGrouping
 234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1055              		.loc 1 234 1
 1056 0034 00BF     		nop
 1057 0036 0837     		adds	r7, r7, #8
 1058              		.cfi_def_cfa_offset 8
 1059 0038 BD46     		mov	sp, r7
 1060              		.cfi_def_cfa_register 13
 1061              		@ sp needed
 1062 003a 80BD     		pop	{r7, pc}
 1063              	.L68:
 1064              		.align	2
 1065              	.L67:
 1066 003c 00000000 		.word	.LC0
 1067              		.cfi_endproc
 1068              	.LFE835:
 1070              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 1071              		.align	1
 1072              		.global	HAL_NVIC_SetPriority
 1073              		.syntax unified
 1074              		.thumb
 1075              		.thumb_func
 1077              	HAL_NVIC_SetPriority:
ARM GAS  /tmp/cch94jZR.s 			page 111


 1078              	.LFB836:
 235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  PreemptPriority The pre-emption priority for the IRQn channel.
 243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1079              		.loc 1 251 1
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 24
 1082              		@ frame_needed = 1, uses_anonymous_args = 0
 1083 0000 80B5     		push	{r7, lr}
 1084              		.cfi_def_cfa_offset 8
 1085              		.cfi_offset 7, -8
 1086              		.cfi_offset 14, -4
 1087 0002 86B0     		sub	sp, sp, #24
 1088              		.cfi_def_cfa_offset 32
 1089 0004 00AF     		add	r7, sp, #0
 1090              		.cfi_def_cfa_register 7
 1091 0006 0346     		mov	r3, r0
 1092 0008 B960     		str	r1, [r7, #8]
 1093 000a 7A60     		str	r2, [r7, #4]
 1094 000c FB81     		strh	r3, [r7, #14]	@ movhi
 252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
 1095              		.loc 1 255 3
 1096 000e B7F90E30 		ldrsh	r3, [r7, #14]
 1097 0012 13F10C0F 		cmn	r3, #12
 1098 0016 04DB     		blt	.L70
 1099              		.loc 1 255 3 is_stmt 0 discriminator 2
 1100 0018 B7F90E30 		ldrsh	r3, [r7, #14]
 1101 001c 13F1040F 		cmn	r3, #4
 1102 0020 03D1     		bne	.L71
 1103              	.L70:
 1104              		.loc 1 255 3 discriminator 3
 1105 0022 FF21     		movs	r1, #255
 1106 0024 2248     		ldr	r0, .L77
 1107 0026 FFF7FEFF 		bl	assert_failed
 1108              	.L71:
 256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
 1109              		.loc 1 257 20 is_stmt 1
 1110 002a FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1111 002e 0346     		mov	r3, r0
ARM GAS  /tmp/cch94jZR.s 			page 112


 1112              		.loc 1 257 17 discriminator 1
 1113 0030 03F00703 		and	r3, r3, #7
 1114 0034 7B61     		str	r3, [r7, #20]
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
 1115              		.loc 1 258 3
 1116 0036 7B69     		ldr	r3, [r7, #20]
 1117 0038 022B     		cmp	r3, #2
 1118 003a 06D8     		bhi	.L72
 1119              		.loc 1 258 3 is_stmt 0 discriminator 1
 1120 003c 7B68     		ldr	r3, [r7, #4]
 1121 003e 002B     		cmp	r3, #0
 1122 0040 0CBF     		ite	eq
 1123 0042 0123     		moveq	r3, #1
 1124 0044 0023     		movne	r3, #0
 1125 0046 DBB2     		uxtb	r3, r3
 1126 0048 0AE0     		b	.L73
 1127              	.L72:
 1128              		.loc 1 258 3 discriminator 2
 1129 004a 7B69     		ldr	r3, [r7, #20]
 1130 004c 033B     		subs	r3, r3, #3
 1131 004e 0122     		movs	r2, #1
 1132 0050 02FA03F3 		lsl	r3, r2, r3
 1133 0054 7A68     		ldr	r2, [r7, #4]
 1134 0056 9A42     		cmp	r2, r3
 1135 0058 34BF     		ite	cc
 1136 005a 0123     		movcc	r3, #1
 1137 005c 0023     		movcs	r3, #0
 1138 005e DBB2     		uxtb	r3, r3
 1139              	.L73:
 1140              		.loc 1 258 3 discriminator 4
 1141 0060 002B     		cmp	r3, #0
 1142 0062 04D1     		bne	.L74
 1143              		.loc 1 258 3 discriminator 5
 1144 0064 4FF48171 		mov	r1, #258
 1145 0068 1148     		ldr	r0, .L77
 1146 006a FFF7FEFF 		bl	assert_failed
 1147              	.L74:
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 1148              		.loc 1 259 3 is_stmt 1
 1149 006e BB68     		ldr	r3, [r7, #8]
 1150 0070 0F2B     		cmp	r3, #15
 1151 0072 08D8     		bhi	.L75
 1152              		.loc 1 259 3 is_stmt 0 discriminator 2
 1153 0074 7B69     		ldr	r3, [r7, #20]
 1154 0076 C3F10703 		rsb	r3, r3, #7
 1155 007a 0122     		movs	r2, #1
 1156 007c 02FA03F3 		lsl	r3, r2, r3
 1157 0080 BA68     		ldr	r2, [r7, #8]
 1158 0082 9A42     		cmp	r2, r3
 1159 0084 04D3     		bcc	.L76
 1160              	.L75:
 1161              		.loc 1 259 3 discriminator 3
 1162 0086 40F20311 		movw	r1, #259
 1163 008a 0948     		ldr	r0, .L77
 1164 008c FFF7FEFF 		bl	assert_failed
 1165              	.L76:
 260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
ARM GAS  /tmp/cch94jZR.s 			page 113


 261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 1166              		.loc 1 261 3 is_stmt 1
 1167 0090 7A68     		ldr	r2, [r7, #4]
 1168 0092 B968     		ldr	r1, [r7, #8]
 1169 0094 7869     		ldr	r0, [r7, #20]
 1170 0096 FFF7FEFF 		bl	NVIC_EncodePriority
 1171 009a 0246     		mov	r2, r0
 1172              		.loc 1 261 3 is_stmt 0 discriminator 1
 1173 009c B7F90E30 		ldrsh	r3, [r7, #14]
 1174 00a0 1146     		mov	r1, r2
 1175 00a2 1846     		mov	r0, r3
 1176 00a4 FFF7FEFF 		bl	__NVIC_SetPriority
 262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1177              		.loc 1 262 1 is_stmt 1
 1178 00a8 00BF     		nop
 1179 00aa 1837     		adds	r7, r7, #24
 1180              		.cfi_def_cfa_offset 8
 1181 00ac BD46     		mov	sp, r7
 1182              		.cfi_def_cfa_register 13
 1183              		@ sp needed
 1184 00ae 80BD     		pop	{r7, pc}
 1185              	.L78:
 1186              		.align	2
 1187              	.L77:
 1188 00b0 00000000 		.word	.LC0
 1189              		.cfi_endproc
 1190              	.LFE836:
 1192              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 1193              		.align	1
 1194              		.global	HAL_NVIC_EnableIRQ
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	HAL_NVIC_EnableIRQ:
 1200              	.LFB837:
 263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         function should be called before.
 268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1201              		.loc 1 275 1
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 8
 1204              		@ frame_needed = 1, uses_anonymous_args = 0
 1205 0000 80B5     		push	{r7, lr}
 1206              		.cfi_def_cfa_offset 8
 1207              		.cfi_offset 7, -8
 1208              		.cfi_offset 14, -4
 1209 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cch94jZR.s 			page 114


 1210              		.cfi_def_cfa_offset 16
 1211 0004 00AF     		add	r7, sp, #0
 1212              		.cfi_def_cfa_register 7
 1213 0006 0346     		mov	r3, r0
 1214 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1215              		.loc 1 277 3
 1216 000a B7F90630 		ldrsh	r3, [r7, #6]
 1217 000e 002B     		cmp	r3, #0
 1218 0010 04DA     		bge	.L80
 1219              		.loc 1 277 3 is_stmt 0 discriminator 1
 1220 0012 40F21511 		movw	r1, #277
 1221 0016 0648     		ldr	r0, .L81
 1222 0018 FFF7FEFF 		bl	assert_failed
 1223              	.L80:
 278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable interrupt */
 280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 1224              		.loc 1 280 3 is_stmt 1
 1225 001c B7F90630 		ldrsh	r3, [r7, #6]
 1226 0020 1846     		mov	r0, r3
 1227 0022 FFF7FEFF 		bl	__NVIC_EnableIRQ
 281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1228              		.loc 1 281 1
 1229 0026 00BF     		nop
 1230 0028 0837     		adds	r7, r7, #8
 1231              		.cfi_def_cfa_offset 8
 1232 002a BD46     		mov	sp, r7
 1233              		.cfi_def_cfa_register 13
 1234              		@ sp needed
 1235 002c 80BD     		pop	{r7, pc}
 1236              	.L82:
 1237 002e 00BF     		.align	2
 1238              	.L81:
 1239 0030 00000000 		.word	.LC0
 1240              		.cfi_endproc
 1241              	.LFE837:
 1243              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 1244              		.align	1
 1245              		.global	HAL_NVIC_DisableIRQ
 1246              		.syntax unified
 1247              		.thumb
 1248              		.thumb_func
 1250              	HAL_NVIC_DisableIRQ:
 1251              	.LFB838:
 282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
ARM GAS  /tmp/cch94jZR.s 			page 115


 1252              		.loc 1 292 1
 1253              		.cfi_startproc
 1254              		@ args = 0, pretend = 0, frame = 8
 1255              		@ frame_needed = 1, uses_anonymous_args = 0
 1256 0000 80B5     		push	{r7, lr}
 1257              		.cfi_def_cfa_offset 8
 1258              		.cfi_offset 7, -8
 1259              		.cfi_offset 14, -4
 1260 0002 82B0     		sub	sp, sp, #8
 1261              		.cfi_def_cfa_offset 16
 1262 0004 00AF     		add	r7, sp, #0
 1263              		.cfi_def_cfa_register 7
 1264 0006 0346     		mov	r3, r0
 1265 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1266              		.loc 1 294 3
 1267 000a B7F90630 		ldrsh	r3, [r7, #6]
 1268 000e 002B     		cmp	r3, #0
 1269 0010 04DA     		bge	.L84
 1270              		.loc 1 294 3 is_stmt 0 discriminator 1
 1271 0012 4FF49371 		mov	r1, #294
 1272 0016 0648     		ldr	r0, .L85
 1273 0018 FFF7FEFF 		bl	assert_failed
 1274              	.L84:
 295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable interrupt */
 297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 1275              		.loc 1 297 3 is_stmt 1
 1276 001c B7F90630 		ldrsh	r3, [r7, #6]
 1277 0020 1846     		mov	r0, r3
 1278 0022 FFF7FEFF 		bl	__NVIC_DisableIRQ
 298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1279              		.loc 1 298 1
 1280 0026 00BF     		nop
 1281 0028 0837     		adds	r7, r7, #8
 1282              		.cfi_def_cfa_offset 8
 1283 002a BD46     		mov	sp, r7
 1284              		.cfi_def_cfa_register 13
 1285              		@ sp needed
 1286 002c 80BD     		pop	{r7, pc}
 1287              	.L86:
 1288 002e 00BF     		.align	2
 1289              	.L85:
 1290 0030 00000000 		.word	.LC0
 1291              		.cfi_endproc
 1292              	.LFE838:
 1294              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 1295              		.align	1
 1296              		.global	HAL_NVIC_SystemReset
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	HAL_NVIC_SystemReset:
 1302              	.LFB839:
 299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
ARM GAS  /tmp/cch94jZR.s 			page 116


 301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1303              		.loc 1 305 1
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 0
 1306              		@ frame_needed = 1, uses_anonymous_args = 0
 1307 0000 80B5     		push	{r7, lr}
 1308              		.cfi_def_cfa_offset 8
 1309              		.cfi_offset 7, -8
 1310              		.cfi_offset 14, -4
 1311 0002 00AF     		add	r7, sp, #0
 1312              		.cfi_def_cfa_register 7
 306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* System Reset */
 307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SystemReset();
 1313              		.loc 1 307 3
 1314 0004 FFF7FEFF 		bl	__NVIC_SystemReset
 1315              		.cfi_endproc
 1316              	.LFE839:
 1318              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 1319              		.align	1
 1320              		.global	HAL_SYSTICK_Config
 1321              		.syntax unified
 1322              		.thumb
 1323              		.thumb_func
 1325              	HAL_SYSTICK_Config:
 1326              	.LFB840:
 308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                  - 1  Function failed.
 316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1327              		.loc 1 318 1
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 8
 1330              		@ frame_needed = 1, uses_anonymous_args = 0
 1331 0000 80B5     		push	{r7, lr}
 1332              		.cfi_def_cfa_offset 8
 1333              		.cfi_offset 7, -8
 1334              		.cfi_offset 14, -4
 1335 0002 82B0     		sub	sp, sp, #8
 1336              		.cfi_def_cfa_offset 16
 1337 0004 00AF     		add	r7, sp, #0
 1338              		.cfi_def_cfa_register 7
 1339 0006 7860     		str	r0, [r7, #4]
 319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 1340              		.loc 1 319 10
 1341 0008 7868     		ldr	r0, [r7, #4]
 1342 000a FFF7FEFF 		bl	SysTick_Config
ARM GAS  /tmp/cch94jZR.s 			page 117


 1343 000e 0346     		mov	r3, r0
 320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1344              		.loc 1 320 1
 1345 0010 1846     		mov	r0, r3
 1346 0012 0837     		adds	r7, r7, #8
 1347              		.cfi_def_cfa_offset 8
 1348 0014 BD46     		mov	sp, r7
 1349              		.cfi_def_cfa_register 13
 1350              		@ sp needed
 1351 0016 80BD     		pop	{r7, pc}
 1352              		.cfi_endproc
 1353              	.LFE840:
 1355              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 1356              		.align	1
 1357              		.global	HAL_NVIC_GetPriorityGrouping
 1358              		.syntax unified
 1359              		.thumb
 1360              		.thumb_func
 1362              	HAL_NVIC_GetPriorityGrouping:
 1363              	.LFB841:
 321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *  @brief   Cortex control functions
 327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
 328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @verbatim
 329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
 333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @endverbatim
 338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1364              		.loc 1 346 1
 1365              		.cfi_startproc
 1366              		@ args = 0, pretend = 0, frame = 0
 1367              		@ frame_needed = 1, uses_anonymous_args = 0
 1368 0000 80B5     		push	{r7, lr}
 1369              		.cfi_def_cfa_offset 8
 1370              		.cfi_offset 7, -8
 1371              		.cfi_offset 14, -4
 1372 0002 00AF     		add	r7, sp, #0
 1373              		.cfi_def_cfa_register 7
 347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
ARM GAS  /tmp/cch94jZR.s 			page 118


 348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 1374              		.loc 1 348 10
 1375 0004 FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1376 0008 0346     		mov	r3, r0
 349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1377              		.loc 1 349 1
 1378 000a 1846     		mov	r0, r3
 1379 000c 80BD     		pop	{r7, pc}
 1380              		.cfi_endproc
 1381              	.LFE841:
 1383              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 1384              		.align	1
 1385              		.global	HAL_NVIC_GetPriority
 1386              		.syntax unified
 1387              		.thumb
 1388              		.thumb_func
 1390              	HAL_NVIC_GetPriority:
 1391              	.LFB842:
 350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0  0 bit for pre-emption priority,
 360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      4 bits for subpriority
 361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1  1 bit for pre-emption priority,
 362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      3 bits for subpriority
 363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2  2 bits for pre-emption priority,
 364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      2 bits for subpriority
 365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3  3 bits for pre-emption priority,
 366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      1 bit for subpriority
 367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4  4 bits for pre-emption priority,
 368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      0 bit for subpriority
 369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1392              		.loc 1 374 1
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 16
 1395              		@ frame_needed = 1, uses_anonymous_args = 0
 1396 0000 80B5     		push	{r7, lr}
 1397              		.cfi_def_cfa_offset 8
 1398              		.cfi_offset 7, -8
 1399              		.cfi_offset 14, -4
 1400 0002 84B0     		sub	sp, sp, #16
 1401              		.cfi_def_cfa_offset 24
 1402 0004 00AF     		add	r7, sp, #0
 1403              		.cfi_def_cfa_register 7
 1404 0006 B960     		str	r1, [r7, #8]
 1405 0008 7A60     		str	r2, [r7, #4]
ARM GAS  /tmp/cch94jZR.s 			page 119


 1406 000a 3B60     		str	r3, [r7]
 1407 000c 0346     		mov	r3, r0	@ movhi
 1408 000e FB81     		strh	r3, [r7, #14]	@ movhi
 375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
 1409              		.loc 1 376 3
 1410 0010 B7F90E30 		ldrsh	r3, [r7, #14]
 1411 0014 13F10C0F 		cmn	r3, #12
 1412 0018 04DB     		blt	.L93
 1413              		.loc 1 376 3 is_stmt 0 discriminator 2
 1414 001a B7F90E30 		ldrsh	r3, [r7, #14]
 1415 001e 13F1040F 		cmn	r3, #4
 1416 0022 04D1     		bne	.L94
 1417              	.L93:
 1418              		.loc 1 376 3 discriminator 3
 1419 0024 4FF4BC71 		mov	r1, #376
 1420 0028 1248     		ldr	r0, .L96
 1421 002a FFF7FEFF 		bl	assert_failed
 1422              	.L94:
 377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 1423              		.loc 1 377 3 is_stmt 1
 1424 002e BB68     		ldr	r3, [r7, #8]
 1425 0030 072B     		cmp	r3, #7
 1426 0032 10D0     		beq	.L95
 1427              		.loc 1 377 3 is_stmt 0 discriminator 1
 1428 0034 BB68     		ldr	r3, [r7, #8]
 1429 0036 062B     		cmp	r3, #6
 1430 0038 0DD0     		beq	.L95
 1431              		.loc 1 377 3 discriminator 2
 1432 003a BB68     		ldr	r3, [r7, #8]
 1433 003c 052B     		cmp	r3, #5
 1434 003e 0AD0     		beq	.L95
 1435              		.loc 1 377 3 discriminator 3
 1436 0040 BB68     		ldr	r3, [r7, #8]
 1437 0042 042B     		cmp	r3, #4
 1438 0044 07D0     		beq	.L95
 1439              		.loc 1 377 3 discriminator 4
 1440 0046 BB68     		ldr	r3, [r7, #8]
 1441 0048 032B     		cmp	r3, #3
 1442 004a 04D0     		beq	.L95
 1443              		.loc 1 377 3 discriminator 5
 1444 004c 40F27911 		movw	r1, #377
 1445 0050 0848     		ldr	r0, .L96
 1446 0052 FFF7FEFF 		bl	assert_failed
 1447              	.L95:
 378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 1448              		.loc 1 380 3 is_stmt 1
 1449 0056 B7F90E30 		ldrsh	r3, [r7, #14]
 1450 005a 1846     		mov	r0, r3
 1451 005c FFF7FEFF 		bl	__NVIC_GetPriority
 1452              		.loc 1 380 3 is_stmt 0 discriminator 1
 1453 0060 3B68     		ldr	r3, [r7]
 1454 0062 7A68     		ldr	r2, [r7, #4]
 1455 0064 B968     		ldr	r1, [r7, #8]
 1456 0066 FFF7FEFF 		bl	NVIC_DecodePriority
ARM GAS  /tmp/cch94jZR.s 			page 120


 381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1457              		.loc 1 381 1 is_stmt 1
 1458 006a 00BF     		nop
 1459 006c 1037     		adds	r7, r7, #16
 1460              		.cfi_def_cfa_offset 8
 1461 006e BD46     		mov	sp, r7
 1462              		.cfi_def_cfa_register 13
 1463              		@ sp needed
 1464 0070 80BD     		pop	{r7, pc}
 1465              	.L97:
 1466 0072 00BF     		.align	2
 1467              	.L96:
 1468 0074 00000000 		.word	.LC0
 1469              		.cfi_endproc
 1470              	.LFE842:
 1472              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 1473              		.align	1
 1474              		.global	HAL_NVIC_SetPendingIRQ
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1479              	HAL_NVIC_SetPendingIRQ:
 1480              	.LFB843:
 382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1481              		.loc 1 392 1
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 8
 1484              		@ frame_needed = 1, uses_anonymous_args = 0
 1485 0000 80B5     		push	{r7, lr}
 1486              		.cfi_def_cfa_offset 8
 1487              		.cfi_offset 7, -8
 1488              		.cfi_offset 14, -4
 1489 0002 82B0     		sub	sp, sp, #8
 1490              		.cfi_def_cfa_offset 16
 1491 0004 00AF     		add	r7, sp, #0
 1492              		.cfi_def_cfa_register 7
 1493 0006 0346     		mov	r3, r0
 1494 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1495              		.loc 1 394 3
 1496 000a B7F90630 		ldrsh	r3, [r7, #6]
 1497 000e 002B     		cmp	r3, #0
 1498 0010 04DA     		bge	.L99
 1499              		.loc 1 394 3 is_stmt 0 discriminator 1
 1500 0012 4FF4C571 		mov	r1, #394
 1501 0016 0648     		ldr	r0, .L100
ARM GAS  /tmp/cch94jZR.s 			page 121


 1502 0018 FFF7FEFF 		bl	assert_failed
 1503              	.L99:
 395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set interrupt pending */
 397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 1504              		.loc 1 397 3 is_stmt 1
 1505 001c B7F90630 		ldrsh	r3, [r7, #6]
 1506 0020 1846     		mov	r0, r3
 1507 0022 FFF7FEFF 		bl	__NVIC_SetPendingIRQ
 398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1508              		.loc 1 398 1
 1509 0026 00BF     		nop
 1510 0028 0837     		adds	r7, r7, #8
 1511              		.cfi_def_cfa_offset 8
 1512 002a BD46     		mov	sp, r7
 1513              		.cfi_def_cfa_register 13
 1514              		@ sp needed
 1515 002c 80BD     		pop	{r7, pc}
 1516              	.L101:
 1517 002e 00BF     		.align	2
 1518              	.L100:
 1519 0030 00000000 		.word	.LC0
 1520              		.cfi_endproc
 1521              	.LFE843:
 1523              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1524              		.align	1
 1525              		.global	HAL_NVIC_GetPendingIRQ
 1526              		.syntax unified
 1527              		.thumb
 1528              		.thumb_func
 1530              	HAL_NVIC_GetPendingIRQ:
 1531              	.LFB844:
 399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1532              		.loc 1 411 1
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 8
 1535              		@ frame_needed = 1, uses_anonymous_args = 0
 1536 0000 80B5     		push	{r7, lr}
 1537              		.cfi_def_cfa_offset 8
 1538              		.cfi_offset 7, -8
 1539              		.cfi_offset 14, -4
 1540 0002 82B0     		sub	sp, sp, #8
 1541              		.cfi_def_cfa_offset 16
 1542 0004 00AF     		add	r7, sp, #0
 1543              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cch94jZR.s 			page 122


 1544 0006 0346     		mov	r3, r0
 1545 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1546              		.loc 1 413 3
 1547 000a B7F90630 		ldrsh	r3, [r7, #6]
 1548 000e 002B     		cmp	r3, #0
 1549 0010 04DA     		bge	.L103
 1550              		.loc 1 413 3 is_stmt 0 discriminator 1
 1551 0012 40F29D11 		movw	r1, #413
 1552 0016 0648     		ldr	r0, .L105
 1553 0018 FFF7FEFF 		bl	assert_failed
 1554              	.L103:
 414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 1555              		.loc 1 416 10 is_stmt 1
 1556 001c B7F90630 		ldrsh	r3, [r7, #6]
 1557 0020 1846     		mov	r0, r3
 1558 0022 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 1559 0026 0346     		mov	r3, r0
 417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1560              		.loc 1 417 1
 1561 0028 1846     		mov	r0, r3
 1562 002a 0837     		adds	r7, r7, #8
 1563              		.cfi_def_cfa_offset 8
 1564 002c BD46     		mov	sp, r7
 1565              		.cfi_def_cfa_register 13
 1566              		@ sp needed
 1567 002e 80BD     		pop	{r7, pc}
 1568              	.L106:
 1569              		.align	2
 1570              	.L105:
 1571 0030 00000000 		.word	.LC0
 1572              		.cfi_endproc
 1573              	.LFE844:
 1575              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1576              		.align	1
 1577              		.global	HAL_NVIC_ClearPendingIRQ
 1578              		.syntax unified
 1579              		.thumb
 1580              		.thumb_func
 1582              	HAL_NVIC_ClearPendingIRQ:
 1583              	.LFB845:
 418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1584              		.loc 1 428 1
 1585              		.cfi_startproc
ARM GAS  /tmp/cch94jZR.s 			page 123


 1586              		@ args = 0, pretend = 0, frame = 8
 1587              		@ frame_needed = 1, uses_anonymous_args = 0
 1588 0000 80B5     		push	{r7, lr}
 1589              		.cfi_def_cfa_offset 8
 1590              		.cfi_offset 7, -8
 1591              		.cfi_offset 14, -4
 1592 0002 82B0     		sub	sp, sp, #8
 1593              		.cfi_def_cfa_offset 16
 1594 0004 00AF     		add	r7, sp, #0
 1595              		.cfi_def_cfa_register 7
 1596 0006 0346     		mov	r3, r0
 1597 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1598              		.loc 1 430 3
 1599 000a B7F90630 		ldrsh	r3, [r7, #6]
 1600 000e 002B     		cmp	r3, #0
 1601 0010 04DA     		bge	.L108
 1602              		.loc 1 430 3 is_stmt 0 discriminator 1
 1603 0012 4FF4D771 		mov	r1, #430
 1604 0016 0648     		ldr	r0, .L109
 1605 0018 FFF7FEFF 		bl	assert_failed
 1606              	.L108:
 431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Clear pending interrupt */
 433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 1607              		.loc 1 433 3 is_stmt 1
 1608 001c B7F90630 		ldrsh	r3, [r7, #6]
 1609 0020 1846     		mov	r0, r3
 1610 0022 FFF7FEFF 		bl	__NVIC_ClearPendingIRQ
 434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1611              		.loc 1 434 1
 1612 0026 00BF     		nop
 1613 0028 0837     		adds	r7, r7, #8
 1614              		.cfi_def_cfa_offset 8
 1615 002a BD46     		mov	sp, r7
 1616              		.cfi_def_cfa_register 13
 1617              		@ sp needed
 1618 002c 80BD     		pop	{r7, pc}
 1619              	.L110:
 1620 002e 00BF     		.align	2
 1621              	.L109:
 1622 0030 00000000 		.word	.LC0
 1623              		.cfi_endproc
 1624              	.LFE845:
 1626              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1627              		.align	1
 1628              		.global	HAL_NVIC_GetActive
 1629              		.syntax unified
 1630              		.thumb
 1631              		.thumb_func
 1633              	HAL_NVIC_GetActive:
 1634              	.LFB846:
 435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get active interrupt (read the active register in NVIC and return the active bit).
 438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number
ARM GAS  /tmp/cch94jZR.s 			page 124


 439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1635              		.loc 1 446 1
 1636              		.cfi_startproc
 1637              		@ args = 0, pretend = 0, frame = 8
 1638              		@ frame_needed = 1, uses_anonymous_args = 0
 1639 0000 80B5     		push	{r7, lr}
 1640              		.cfi_def_cfa_offset 8
 1641              		.cfi_offset 7, -8
 1642              		.cfi_offset 14, -4
 1643 0002 82B0     		sub	sp, sp, #8
 1644              		.cfi_def_cfa_offset 16
 1645 0004 00AF     		add	r7, sp, #0
 1646              		.cfi_def_cfa_register 7
 1647 0006 0346     		mov	r3, r0
 1648 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 1649              		.loc 1 448 10
 1650 000a B7F90630 		ldrsh	r3, [r7, #6]
 1651 000e 1846     		mov	r0, r3
 1652 0010 FFF7FEFF 		bl	__NVIC_GetActive
 1653 0014 0346     		mov	r3, r0
 449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1654              		.loc 1 449 1
 1655 0016 1846     		mov	r0, r3
 1656 0018 0837     		adds	r7, r7, #8
 1657              		.cfi_def_cfa_offset 8
 1658 001a BD46     		mov	sp, r7
 1659              		.cfi_def_cfa_register 13
 1660              		@ sp needed
 1661 001c 80BD     		pop	{r7, pc}
 1662              		.cfi_endproc
 1663              	.LFE846:
 1665              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1666              		.align	1
 1667              		.global	HAL_SYSTICK_CLKSourceConfig
 1668              		.syntax unified
 1669              		.thumb
 1670              		.thumb_func
 1672              	HAL_SYSTICK_CLKSourceConfig:
 1673              	.LFB847:
 450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK AHB clock selected as SysTick clock source.
 456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8 AHB clock divided by 8 selected as SysTick clock s
 457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
ARM GAS  /tmp/cch94jZR.s 			page 125


 459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1674              		.loc 1 460 1
 1675              		.cfi_startproc
 1676              		@ args = 0, pretend = 0, frame = 8
 1677              		@ frame_needed = 1, uses_anonymous_args = 0
 1678 0000 80B5     		push	{r7, lr}
 1679              		.cfi_def_cfa_offset 8
 1680              		.cfi_offset 7, -8
 1681              		.cfi_offset 14, -4
 1682 0002 82B0     		sub	sp, sp, #8
 1683              		.cfi_def_cfa_offset 16
 1684 0004 00AF     		add	r7, sp, #0
 1685              		.cfi_def_cfa_register 7
 1686 0006 7860     		str	r0, [r7, #4]
 461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 1687              		.loc 1 462 3
 1688 0008 7B68     		ldr	r3, [r7, #4]
 1689 000a 042B     		cmp	r3, #4
 1690 000c 07D0     		beq	.L114
 1691              		.loc 1 462 3 is_stmt 0 discriminator 1
 1692 000e 7B68     		ldr	r3, [r7, #4]
 1693 0010 002B     		cmp	r3, #0
 1694 0012 04D0     		beq	.L114
 1695              		.loc 1 462 3 discriminator 2
 1696 0014 4FF4E771 		mov	r1, #462
 1697 0018 0748     		ldr	r0, .L115
 1698 001a FFF7FEFF 		bl	assert_failed
 1699              	.L114:
 463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MODIFY_REG(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk, CLKSource);
 1700              		.loc 1 464 3 is_stmt 1
 1701 001e 074B     		ldr	r3, .L115+4
 1702 0020 1B68     		ldr	r3, [r3]
 1703 0022 23F00402 		bic	r2, r3, #4
 1704 0026 0549     		ldr	r1, .L115+4
 1705 0028 7B68     		ldr	r3, [r7, #4]
 1706 002a 1343     		orrs	r3, r3, r2
 1707 002c 0B60     		str	r3, [r1]
 465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1708              		.loc 1 465 1
 1709 002e 00BF     		nop
 1710 0030 0837     		adds	r7, r7, #8
 1711              		.cfi_def_cfa_offset 8
 1712 0032 BD46     		mov	sp, r7
 1713              		.cfi_def_cfa_register 13
 1714              		@ sp needed
 1715 0034 80BD     		pop	{r7, pc}
 1716              	.L116:
 1717 0036 00BF     		.align	2
 1718              	.L115:
 1719 0038 00000000 		.word	.LC0
 1720 003c 10E000E0 		.word	-536813552
 1721              		.cfi_endproc
 1722              	.LFE847:
 1724              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
ARM GAS  /tmp/cch94jZR.s 			page 126


 1725              		.align	1
 1726              		.global	HAL_SYSTICK_IRQHandler
 1727              		.syntax unified
 1728              		.thumb
 1729              		.thumb_func
 1731              	HAL_SYSTICK_IRQHandler:
 1732              	.LFB848:
 466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1733              		.loc 1 472 1
 1734              		.cfi_startproc
 1735              		@ args = 0, pretend = 0, frame = 0
 1736              		@ frame_needed = 1, uses_anonymous_args = 0
 1737 0000 80B5     		push	{r7, lr}
 1738              		.cfi_def_cfa_offset 8
 1739              		.cfi_offset 7, -8
 1740              		.cfi_offset 14, -4
 1741 0002 00AF     		add	r7, sp, #0
 1742              		.cfi_def_cfa_register 7
 473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1743              		.loc 1 473 3
 1744 0004 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1745              		.loc 1 474 1
 1746 0008 00BF     		nop
 1747 000a 80BD     		pop	{r7, pc}
 1748              		.cfi_endproc
 1749              	.LFE848:
 1751              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1752              		.align	1
 1753              		.weak	HAL_SYSTICK_Callback
 1754              		.syntax unified
 1755              		.thumb
 1756              		.thumb_func
 1758              	HAL_SYSTICK_Callback:
 1759              	.LFB849:
 475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1760              		.loc 1 481 1
 1761              		.cfi_startproc
 1762              		@ args = 0, pretend = 0, frame = 0
 1763              		@ frame_needed = 1, uses_anonymous_args = 0
 1764              		@ link register save eliminated.
 1765 0000 80B4     		push	{r7}
 1766              		.cfi_def_cfa_offset 4
 1767              		.cfi_offset 7, -4
 1768 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cch94jZR.s 			page 127


 1769              		.cfi_def_cfa_register 7
 482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    */
 485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1770              		.loc 1 485 1
 1771 0004 00BF     		nop
 1772 0006 BD46     		mov	sp, r7
 1773              		.cfi_def_cfa_register 13
 1774              		@ sp needed
 1775 0008 5DF8047B 		ldr	r7, [sp], #4
 1776              		.cfi_restore 7
 1777              		.cfi_def_cfa_offset 0
 1778 000c 7047     		bx	lr
 1779              		.cfi_endproc
 1780              	.LFE849:
 1782              		.section	.text.HAL_CORTEX_ClearEvent,"ax",%progbits
 1783              		.align	1
 1784              		.global	HAL_CORTEX_ClearEvent
 1785              		.syntax unified
 1786              		.thumb
 1787              		.thumb_func
 1789              	HAL_CORTEX_ClearEvent:
 1790              	.LFB850:
 486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Clear pending event(s).
 489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_CORTEX_ClearEvent(void)
 492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1791              		.loc 1 492 1
 1792              		.cfi_startproc
 1793              		@ args = 0, pretend = 0, frame = 0
 1794              		@ frame_needed = 1, uses_anonymous_args = 0
 1795              		@ link register save eliminated.
 1796 0000 80B4     		push	{r7}
 1797              		.cfi_def_cfa_offset 4
 1798              		.cfi_offset 7, -4
 1799 0002 00AF     		add	r7, sp, #0
 1800              		.cfi_def_cfa_register 7
 493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __SEV();
 1801              		.loc 1 493 3
 1802              		.syntax unified
 1803              	@ 493 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c" 1
 1804 0004 40BF     		sev
 1805              	@ 0 "" 2
 494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __WFE();
 1806              		.loc 1 494 3
 1807              	@ 494 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c" 1
 1808 0006 20BF     		wfe
 1809              	@ 0 "" 2
 495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1810              		.loc 1 495 1
 1811              		.thumb
 1812              		.syntax unified
 1813 0008 00BF     		nop
ARM GAS  /tmp/cch94jZR.s 			page 128


 1814 000a BD46     		mov	sp, r7
 1815              		.cfi_def_cfa_register 13
 1816              		@ sp needed
 1817 000c 5DF8047B 		ldr	r7, [sp], #4
 1818              		.cfi_restore 7
 1819              		.cfi_def_cfa_offset 0
 1820 0010 7047     		bx	lr
 1821              		.cfi_endproc
 1822              	.LFE850:
 1824              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1825              		.align	1
 1826              		.global	HAL_MPU_Enable
 1827              		.syntax unified
 1828              		.thumb
 1829              		.thumb_func
 1831              	HAL_MPU_Enable:
 1832              	.LFB851:
 496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the MPU.
 499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault,
 500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                     NMI, FAULTMASK and privileged access to the default memory
 501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1833              		.loc 1 509 1
 1834              		.cfi_startproc
 1835              		@ args = 0, pretend = 0, frame = 8
 1836              		@ frame_needed = 1, uses_anonymous_args = 0
 1837              		@ link register save eliminated.
 1838 0000 80B4     		push	{r7}
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 7, -4
 1841 0002 83B0     		sub	sp, sp, #12
 1842              		.cfi_def_cfa_offset 16
 1843 0004 00AF     		add	r7, sp, #0
 1844              		.cfi_def_cfa_register 7
 1845 0006 7860     		str	r0, [r7, #4]
 1846              	.LBB42:
 1847              	.LBB43:
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1848              		.loc 3 282 3
ARM GAS  /tmp/cch94jZR.s 			page 129


 1849              		.syntax unified
 1850              	@ 282 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1851 0008 BFF35F8F 		dmb 0xF
 1852              	@ 0 "" 2
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1853              		.loc 3 283 1
 1854              		.thumb
 1855              		.syntax unified
 1856 000c 00BF     		nop
 1857              	.LBE43:
 1858              	.LBE42:
 510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the MPU */
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 1859              		.loc 1 513 6
 1860 000e 0B4A     		ldr	r2, .L121
 1861              		.loc 1 513 28
 1862 0010 7B68     		ldr	r3, [r7, #4]
 1863 0012 43F00103 		orr	r3, r3, #1
 1864              		.loc 1 513 13
 1865 0016 5360     		str	r3, [r2, #4]
 514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable fault exceptions */
 516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 1866              		.loc 1 516 6
 1867 0018 094B     		ldr	r3, .L121+4
 1868 001a 5B6A     		ldr	r3, [r3, #36]
 1869 001c 084A     		ldr	r2, .L121+4
 1870              		.loc 1 516 14
 1871 001e 43F48033 		orr	r3, r3, #65536
 1872 0022 5362     		str	r3, [r2, #36]
 1873              	.LBB44:
 1874              	.LBB45:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1875              		.loc 3 271 3
 1876              		.syntax unified
 1877              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1878 0024 BFF34F8F 		dsb 0xF
 1879              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1880              		.loc 3 272 1
 1881              		.thumb
 1882              		.syntax unified
 1883 0028 00BF     		nop
 1884              	.LBE45:
 1885              	.LBE44:
 1886              	.LBB46:
 1887              	.LBB47:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1888              		.loc 3 260 3
 1889              		.syntax unified
 1890              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1891 002a BFF36F8F 		isb 0xF
 1892              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1893              		.loc 3 261 1
ARM GAS  /tmp/cch94jZR.s 			page 130


 1894              		.thumb
 1895              		.syntax unified
 1896 002e 00BF     		nop
 1897              	.LBE47:
 1898              	.LBE46:
 517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1899              		.loc 1 521 1
 1900 0030 00BF     		nop
 1901 0032 0C37     		adds	r7, r7, #12
 1902              		.cfi_def_cfa_offset 4
 1903 0034 BD46     		mov	sp, r7
 1904              		.cfi_def_cfa_register 13
 1905              		@ sp needed
 1906 0036 5DF8047B 		ldr	r7, [sp], #4
 1907              		.cfi_restore 7
 1908              		.cfi_def_cfa_offset 0
 1909 003a 7047     		bx	lr
 1910              	.L122:
 1911              		.align	2
 1912              	.L121:
 1913 003c 90ED00E0 		.word	-536810096
 1914 0040 00ED00E0 		.word	-536810240
 1915              		.cfi_endproc
 1916              	.LFE851:
 1918              		.section	.text.HAL_MPU_Enable_NS,"ax",%progbits
 1919              		.align	1
 1920              		.global	HAL_MPU_Enable_NS
 1921              		.syntax unified
 1922              		.thumb
 1923              		.thumb_func
 1925              	HAL_MPU_Enable_NS:
 1926              	.LFB852:
 522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU.
 526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault,
 527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                      NMI, FAULTMASK and privileged access to the default memory
 528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Enable_NS(uint32_t MPU_Control)
 536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 1927              		.loc 1 536 1
 1928              		.cfi_startproc
 1929              		@ args = 0, pretend = 0, frame = 8
 1930              		@ frame_needed = 1, uses_anonymous_args = 0
 1931              		@ link register save eliminated.
 1932 0000 80B4     		push	{r7}
ARM GAS  /tmp/cch94jZR.s 			page 131


 1933              		.cfi_def_cfa_offset 4
 1934              		.cfi_offset 7, -4
 1935 0002 83B0     		sub	sp, sp, #12
 1936              		.cfi_def_cfa_offset 16
 1937 0004 00AF     		add	r7, sp, #0
 1938              		.cfi_def_cfa_register 7
 1939 0006 7860     		str	r0, [r7, #4]
 1940              	.LBB48:
 1941              	.LBB49:
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1942              		.loc 3 282 3
 1943              		.syntax unified
 1944              	@ 282 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1945 0008 BFF35F8F 		dmb 0xF
 1946              	@ 0 "" 2
 1947              		.loc 3 283 1
 1948              		.thumb
 1949              		.syntax unified
 1950 000c 00BF     		nop
 1951              	.LBE49:
 1952              	.LBE48:
 537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the MPU */
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 1953              		.loc 1 540 9
 1954 000e 0B4A     		ldr	r2, .L124
 1955              		.loc 1 540 30
 1956 0010 7B68     		ldr	r3, [r7, #4]
 1957 0012 43F00103 		orr	r3, r3, #1
 1958              		.loc 1 540 16
 1959 0016 5360     		str	r3, [r2, #4]
 541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable fault exceptions */
 543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 1960              		.loc 1 543 9
 1961 0018 094B     		ldr	r3, .L124+4
 1962 001a 5B6A     		ldr	r3, [r3, #36]
 1963 001c 084A     		ldr	r2, .L124+4
 1964              		.loc 1 543 17
 1965 001e 43F48033 		orr	r3, r3, #65536
 1966 0022 5362     		str	r3, [r2, #36]
 1967              	.LBB50:
 1968              	.LBB51:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1969              		.loc 3 271 3
 1970              		.syntax unified
 1971              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1972 0024 BFF34F8F 		dsb 0xF
 1973              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1974              		.loc 3 272 1
 1975              		.thumb
 1976              		.syntax unified
 1977 0028 00BF     		nop
 1978              	.LBE51:
 1979              	.LBE50:
ARM GAS  /tmp/cch94jZR.s 			page 132


 1980              	.LBB52:
 1981              	.LBB53:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1982              		.loc 3 260 3
 1983              		.syntax unified
 1984              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1985 002a BFF36F8F 		isb 0xF
 1986              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1987              		.loc 3 261 1
 1988              		.thumb
 1989              		.syntax unified
 1990 002e 00BF     		nop
 1991              	.LBE53:
 1992              	.LBE52:
 544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1993              		.loc 1 548 1
 1994 0030 00BF     		nop
 1995 0032 0C37     		adds	r7, r7, #12
 1996              		.cfi_def_cfa_offset 4
 1997 0034 BD46     		mov	sp, r7
 1998              		.cfi_def_cfa_register 13
 1999              		@ sp needed
 2000 0036 5DF8047B 		ldr	r7, [sp], #4
 2001              		.cfi_restore 7
 2002              		.cfi_def_cfa_offset 0
 2003 003a 7047     		bx	lr
 2004              	.L125:
 2005              		.align	2
 2006              	.L124:
 2007 003c 90ED02E0 		.word	-536679024
 2008 0040 00ED02E0 		.word	-536679168
 2009              		.cfi_endproc
 2010              	.LFE852:
 2012              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 2013              		.align	1
 2014              		.global	HAL_MPU_Disable
 2015              		.syntax unified
 2016              		.thumb
 2017              		.thumb_func
 2019              	HAL_MPU_Disable:
 2020              	.LFB853:
 549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the MPU.
 553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2021              		.loc 1 556 1
 2022              		.cfi_startproc
 2023              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cch94jZR.s 			page 133


 2024              		@ frame_needed = 1, uses_anonymous_args = 0
 2025              		@ link register save eliminated.
 2026 0000 80B4     		push	{r7}
 2027              		.cfi_def_cfa_offset 4
 2028              		.cfi_offset 7, -4
 2029 0002 00AF     		add	r7, sp, #0
 2030              		.cfi_def_cfa_register 7
 2031              	.LBB54:
 2032              	.LBB55:
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2033              		.loc 3 282 3
 2034              		.syntax unified
 2035              	@ 282 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2036 0004 BFF35F8F 		dmb 0xF
 2037              	@ 0 "" 2
 2038              		.loc 3 283 1
 2039              		.thumb
 2040              		.syntax unified
 2041 0008 00BF     		nop
 2042              	.LBE55:
 2043              	.LBE54:
 557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable fault exceptions */
 560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 2044              		.loc 1 560 6
 2045 000a 0B4B     		ldr	r3, .L127
 2046 000c 5B6A     		ldr	r3, [r3, #36]
 2047 000e 0A4A     		ldr	r2, .L127
 2048              		.loc 1 560 14
 2049 0010 23F48033 		bic	r3, r3, #65536
 2050 0014 5362     		str	r3, [r2, #36]
 561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the MPU */
 563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
 2051              		.loc 1 563 6
 2052 0016 094B     		ldr	r3, .L127+4
 2053 0018 5B68     		ldr	r3, [r3, #4]
 2054 001a 084A     		ldr	r2, .L127+4
 2055              		.loc 1 563 13
 2056 001c 23F00103 		bic	r3, r3, #1
 2057 0020 5360     		str	r3, [r2, #4]
 2058              	.LBB56:
 2059              	.LBB57:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2060              		.loc 3 271 3
 2061              		.syntax unified
 2062              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2063 0022 BFF34F8F 		dsb 0xF
 2064              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2065              		.loc 3 272 1
 2066              		.thumb
 2067              		.syntax unified
 2068 0026 00BF     		nop
 2069              	.LBE57:
 2070              	.LBE56:
ARM GAS  /tmp/cch94jZR.s 			page 134


 2071              	.LBB58:
 2072              	.LBB59:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2073              		.loc 3 260 3
 2074              		.syntax unified
 2075              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2076 0028 BFF36F8F 		isb 0xF
 2077              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2078              		.loc 3 261 1
 2079              		.thumb
 2080              		.syntax unified
 2081 002c 00BF     		nop
 2082              	.LBE59:
 2083              	.LBE58:
 564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2084              		.loc 1 568 1
 2085 002e 00BF     		nop
 2086 0030 BD46     		mov	sp, r7
 2087              		.cfi_def_cfa_register 13
 2088              		@ sp needed
 2089 0032 5DF8047B 		ldr	r7, [sp], #4
 2090              		.cfi_restore 7
 2091              		.cfi_def_cfa_offset 0
 2092 0036 7047     		bx	lr
 2093              	.L128:
 2094              		.align	2
 2095              	.L127:
 2096 0038 00ED00E0 		.word	-536810240
 2097 003c 90ED00E0 		.word	-536810096
 2098              		.cfi_endproc
 2099              	.LFE853:
 2101              		.section	.text.HAL_MPU_Disable_NS,"ax",%progbits
 2102              		.align	1
 2103              		.global	HAL_MPU_Disable_NS
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2108              	HAL_MPU_Disable_NS:
 2109              	.LFB854:
 569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU.
 573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Disable_NS(void)
 576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2110              		.loc 1 576 1
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 1, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
ARM GAS  /tmp/cch94jZR.s 			page 135


 2115 0000 80B4     		push	{r7}
 2116              		.cfi_def_cfa_offset 4
 2117              		.cfi_offset 7, -4
 2118 0002 00AF     		add	r7, sp, #0
 2119              		.cfi_def_cfa_register 7
 2120              	.LBB60:
 2121              	.LBB61:
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2122              		.loc 3 282 3
 2123              		.syntax unified
 2124              	@ 282 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2125 0004 BFF35F8F 		dmb 0xF
 2126              	@ 0 "" 2
 2127              		.loc 3 283 1
 2128              		.thumb
 2129              		.syntax unified
 2130 0008 00BF     		nop
 2131              	.LBE61:
 2132              	.LBE60:
 577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable fault exceptions */
 580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 2133              		.loc 1 580 9
 2134 000a 0B4B     		ldr	r3, .L130
 2135 000c 5B6A     		ldr	r3, [r3, #36]
 2136 000e 0A4A     		ldr	r2, .L130
 2137              		.loc 1 580 17
 2138 0010 23F48033 		bic	r3, r3, #65536
 2139 0014 5362     		str	r3, [r2, #36]
 581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the MPU */
 583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk;
 2140              		.loc 1 583 9
 2141 0016 094B     		ldr	r3, .L130+4
 2142 0018 5B68     		ldr	r3, [r3, #4]
 2143 001a 084A     		ldr	r2, .L130+4
 2144              		.loc 1 583 16
 2145 001c 23F00103 		bic	r3, r3, #1
 2146 0020 5360     		str	r3, [r2, #4]
 2147              	.LBB62:
 2148              	.LBB63:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2149              		.loc 3 271 3
 2150              		.syntax unified
 2151              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2152 0022 BFF34F8F 		dsb 0xF
 2153              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2154              		.loc 3 272 1
 2155              		.thumb
 2156              		.syntax unified
 2157 0026 00BF     		nop
 2158              	.LBE63:
 2159              	.LBE62:
 2160              	.LBB64:
 2161              	.LBB65:
ARM GAS  /tmp/cch94jZR.s 			page 136


 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2162              		.loc 3 260 3
 2163              		.syntax unified
 2164              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2165 0028 BFF36F8F 		isb 0xF
 2166              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2167              		.loc 3 261 1
 2168              		.thumb
 2169              		.syntax unified
 2170 002c 00BF     		nop
 2171              	.LBE65:
 2172              	.LBE64:
 584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2173              		.loc 1 588 1
 2174 002e 00BF     		nop
 2175 0030 BD46     		mov	sp, r7
 2176              		.cfi_def_cfa_register 13
 2177              		@ sp needed
 2178 0032 5DF8047B 		ldr	r7, [sp], #4
 2179              		.cfi_restore 7
 2180              		.cfi_def_cfa_offset 0
 2181 0036 7047     		bx	lr
 2182              	.L131:
 2183              		.align	2
 2184              	.L130:
 2185 0038 00ED02E0 		.word	-536679168
 2186 003c 90ED02E0 		.word	-536679024
 2187              		.cfi_endproc
 2188              	.LFE854:
 2190              		.section	.text.HAL_MPU_EnableRegion,"ax",%progbits
 2191              		.align	1
 2192              		.global	HAL_MPU_EnableRegion
 2193              		.syntax unified
 2194              		.thumb
 2195              		.thumb_func
 2197              	HAL_MPU_EnableRegion:
 2198              	.LFB855:
 589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the MPU Region.
 593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_EnableRegion(uint32_t RegionNumber)
 596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2199              		.loc 1 596 1
 2200              		.cfi_startproc
 2201              		@ args = 0, pretend = 0, frame = 8
 2202              		@ frame_needed = 1, uses_anonymous_args = 0
 2203 0000 80B5     		push	{r7, lr}
 2204              		.cfi_def_cfa_offset 8
 2205              		.cfi_offset 7, -8
ARM GAS  /tmp/cch94jZR.s 			page 137


 2206              		.cfi_offset 14, -4
 2207 0002 82B0     		sub	sp, sp, #8
 2208              		.cfi_def_cfa_offset 16
 2209 0004 00AF     		add	r7, sp, #0
 2210              		.cfi_def_cfa_register 7
 2211 0006 7860     		str	r0, [r7, #4]
 597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 2212              		.loc 1 598 3
 2213 0008 7B68     		ldr	r3, [r7, #4]
 2214 000a 002B     		cmp	r3, #0
 2215 000c 31D0     		beq	.L133
 2216              		.loc 1 598 3 is_stmt 0 discriminator 1
 2217 000e 7B68     		ldr	r3, [r7, #4]
 2218 0010 012B     		cmp	r3, #1
 2219 0012 2ED0     		beq	.L133
 2220              		.loc 1 598 3 discriminator 2
 2221 0014 7B68     		ldr	r3, [r7, #4]
 2222 0016 022B     		cmp	r3, #2
 2223 0018 2BD0     		beq	.L133
 2224              		.loc 1 598 3 discriminator 3
 2225 001a 7B68     		ldr	r3, [r7, #4]
 2226 001c 032B     		cmp	r3, #3
 2227 001e 28D0     		beq	.L133
 2228              		.loc 1 598 3 discriminator 4
 2229 0020 7B68     		ldr	r3, [r7, #4]
 2230 0022 042B     		cmp	r3, #4
 2231 0024 25D0     		beq	.L133
 2232              		.loc 1 598 3 discriminator 5
 2233 0026 7B68     		ldr	r3, [r7, #4]
 2234 0028 052B     		cmp	r3, #5
 2235 002a 22D0     		beq	.L133
 2236              		.loc 1 598 3 discriminator 6
 2237 002c 7B68     		ldr	r3, [r7, #4]
 2238 002e 062B     		cmp	r3, #6
 2239 0030 1FD0     		beq	.L133
 2240              		.loc 1 598 3 discriminator 7
 2241 0032 7B68     		ldr	r3, [r7, #4]
 2242 0034 072B     		cmp	r3, #7
 2243 0036 1CD0     		beq	.L133
 2244              		.loc 1 598 3 discriminator 8
 2245 0038 7B68     		ldr	r3, [r7, #4]
 2246 003a 082B     		cmp	r3, #8
 2247 003c 19D0     		beq	.L133
 2248              		.loc 1 598 3 discriminator 9
 2249 003e 7B68     		ldr	r3, [r7, #4]
 2250 0040 092B     		cmp	r3, #9
 2251 0042 16D0     		beq	.L133
 2252              		.loc 1 598 3 discriminator 10
 2253 0044 7B68     		ldr	r3, [r7, #4]
 2254 0046 0A2B     		cmp	r3, #10
 2255 0048 13D0     		beq	.L133
 2256              		.loc 1 598 3 discriminator 11
 2257 004a 7B68     		ldr	r3, [r7, #4]
 2258 004c 0B2B     		cmp	r3, #11
 2259 004e 10D0     		beq	.L133
 2260              		.loc 1 598 3 discriminator 12
ARM GAS  /tmp/cch94jZR.s 			page 138


 2261 0050 7B68     		ldr	r3, [r7, #4]
 2262 0052 0C2B     		cmp	r3, #12
 2263 0054 0DD0     		beq	.L133
 2264              		.loc 1 598 3 discriminator 13
 2265 0056 7B68     		ldr	r3, [r7, #4]
 2266 0058 0D2B     		cmp	r3, #13
 2267 005a 0AD0     		beq	.L133
 2268              		.loc 1 598 3 discriminator 14
 2269 005c 7B68     		ldr	r3, [r7, #4]
 2270 005e 0E2B     		cmp	r3, #14
 2271 0060 07D0     		beq	.L133
 2272              		.loc 1 598 3 discriminator 15
 2273 0062 7B68     		ldr	r3, [r7, #4]
 2274 0064 0F2B     		cmp	r3, #15
 2275 0066 04D0     		beq	.L133
 2276              		.loc 1 598 3 discriminator 16
 2277 0068 40F25621 		movw	r1, #598
 2278 006c 0748     		ldr	r0, .L134
 2279 006e FFF7FEFF 		bl	assert_failed
 2280              	.L133:
 599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 2281              		.loc 1 601 6 is_stmt 1
 2282 0072 074A     		ldr	r2, .L134+4
 2283              		.loc 1 601 12
 2284 0074 7B68     		ldr	r3, [r7, #4]
 2285 0076 9360     		str	r3, [r2, #8]
 602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the Region */
 604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 2286              		.loc 1 604 3
 2287 0078 054B     		ldr	r3, .L134+4
 2288 007a 1B69     		ldr	r3, [r3, #16]
 2289 007c 044A     		ldr	r2, .L134+4
 2290 007e 43F00103 		orr	r3, r3, #1
 2291 0082 1361     		str	r3, [r2, #16]
 605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2292              		.loc 1 605 1
 2293 0084 00BF     		nop
 2294 0086 0837     		adds	r7, r7, #8
 2295              		.cfi_def_cfa_offset 8
 2296 0088 BD46     		mov	sp, r7
 2297              		.cfi_def_cfa_register 13
 2298              		@ sp needed
 2299 008a 80BD     		pop	{r7, pc}
 2300              	.L135:
 2301              		.align	2
 2302              	.L134:
 2303 008c 00000000 		.word	.LC0
 2304 0090 90ED00E0 		.word	-536810096
 2305              		.cfi_endproc
 2306              	.LFE855:
 2308              		.section	.text.HAL_MPU_EnableRegion_NS,"ax",%progbits
 2309              		.align	1
 2310              		.global	HAL_MPU_EnableRegion_NS
 2311              		.syntax unified
ARM GAS  /tmp/cch94jZR.s 			page 139


 2312              		.thumb
 2313              		.thumb_func
 2315              	HAL_MPU_EnableRegion_NS:
 2316              	.LFB856:
 606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU Region.
 610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_EnableRegion_NS(uint32_t RegionNumber)
 613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2317              		.loc 1 613 1
 2318              		.cfi_startproc
 2319              		@ args = 0, pretend = 0, frame = 8
 2320              		@ frame_needed = 1, uses_anonymous_args = 0
 2321 0000 80B5     		push	{r7, lr}
 2322              		.cfi_def_cfa_offset 8
 2323              		.cfi_offset 7, -8
 2324              		.cfi_offset 14, -4
 2325 0002 82B0     		sub	sp, sp, #8
 2326              		.cfi_def_cfa_offset 16
 2327 0004 00AF     		add	r7, sp, #0
 2328              		.cfi_def_cfa_register 7
 2329 0006 7860     		str	r0, [r7, #4]
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 2330              		.loc 1 614 3
 2331 0008 7B68     		ldr	r3, [r7, #4]
 2332 000a 002B     		cmp	r3, #0
 2333 000c 31D0     		beq	.L137
 2334              		.loc 1 614 3 is_stmt 0 discriminator 1
 2335 000e 7B68     		ldr	r3, [r7, #4]
 2336 0010 012B     		cmp	r3, #1
 2337 0012 2ED0     		beq	.L137
 2338              		.loc 1 614 3 discriminator 2
 2339 0014 7B68     		ldr	r3, [r7, #4]
 2340 0016 022B     		cmp	r3, #2
 2341 0018 2BD0     		beq	.L137
 2342              		.loc 1 614 3 discriminator 3
 2343 001a 7B68     		ldr	r3, [r7, #4]
 2344 001c 032B     		cmp	r3, #3
 2345 001e 28D0     		beq	.L137
 2346              		.loc 1 614 3 discriminator 4
 2347 0020 7B68     		ldr	r3, [r7, #4]
 2348 0022 042B     		cmp	r3, #4
 2349 0024 25D0     		beq	.L137
 2350              		.loc 1 614 3 discriminator 5
 2351 0026 7B68     		ldr	r3, [r7, #4]
 2352 0028 052B     		cmp	r3, #5
 2353 002a 22D0     		beq	.L137
 2354              		.loc 1 614 3 discriminator 6
 2355 002c 7B68     		ldr	r3, [r7, #4]
 2356 002e 062B     		cmp	r3, #6
 2357 0030 1FD0     		beq	.L137
 2358              		.loc 1 614 3 discriminator 7
 2359 0032 7B68     		ldr	r3, [r7, #4]
 2360 0034 072B     		cmp	r3, #7
ARM GAS  /tmp/cch94jZR.s 			page 140


 2361 0036 1CD0     		beq	.L137
 2362              		.loc 1 614 3 discriminator 8
 2363 0038 7B68     		ldr	r3, [r7, #4]
 2364 003a 082B     		cmp	r3, #8
 2365 003c 19D0     		beq	.L137
 2366              		.loc 1 614 3 discriminator 9
 2367 003e 7B68     		ldr	r3, [r7, #4]
 2368 0040 092B     		cmp	r3, #9
 2369 0042 16D0     		beq	.L137
 2370              		.loc 1 614 3 discriminator 10
 2371 0044 7B68     		ldr	r3, [r7, #4]
 2372 0046 0A2B     		cmp	r3, #10
 2373 0048 13D0     		beq	.L137
 2374              		.loc 1 614 3 discriminator 11
 2375 004a 7B68     		ldr	r3, [r7, #4]
 2376 004c 0B2B     		cmp	r3, #11
 2377 004e 10D0     		beq	.L137
 2378              		.loc 1 614 3 discriminator 12
 2379 0050 7B68     		ldr	r3, [r7, #4]
 2380 0052 0C2B     		cmp	r3, #12
 2381 0054 0DD0     		beq	.L137
 2382              		.loc 1 614 3 discriminator 13
 2383 0056 7B68     		ldr	r3, [r7, #4]
 2384 0058 0D2B     		cmp	r3, #13
 2385 005a 0AD0     		beq	.L137
 2386              		.loc 1 614 3 discriminator 14
 2387 005c 7B68     		ldr	r3, [r7, #4]
 2388 005e 0E2B     		cmp	r3, #14
 2389 0060 07D0     		beq	.L137
 2390              		.loc 1 614 3 discriminator 15
 2391 0062 7B68     		ldr	r3, [r7, #4]
 2392 0064 0F2B     		cmp	r3, #15
 2393 0066 04D0     		beq	.L137
 2394              		.loc 1 614 3 discriminator 16
 2395 0068 40F26621 		movw	r1, #614
 2396 006c 0748     		ldr	r0, .L138
 2397 006e FFF7FEFF 		bl	assert_failed
 2398              	.L137:
 615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 2399              		.loc 1 617 9 is_stmt 1
 2400 0072 074A     		ldr	r2, .L138+4
 2401              		.loc 1 617 15
 2402 0074 7B68     		ldr	r3, [r7, #4]
 2403 0076 9360     		str	r3, [r2, #8]
 618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the Region */
 620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SET_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 2404              		.loc 1 620 3
 2405 0078 054B     		ldr	r3, .L138+4
 2406 007a 1B69     		ldr	r3, [r3, #16]
 2407 007c 044A     		ldr	r2, .L138+4
 2408 007e 43F00103 		orr	r3, r3, #1
 2409 0082 1361     		str	r3, [r2, #16]
 621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2410              		.loc 1 621 1
ARM GAS  /tmp/cch94jZR.s 			page 141


 2411 0084 00BF     		nop
 2412 0086 0837     		adds	r7, r7, #8
 2413              		.cfi_def_cfa_offset 8
 2414 0088 BD46     		mov	sp, r7
 2415              		.cfi_def_cfa_register 13
 2416              		@ sp needed
 2417 008a 80BD     		pop	{r7, pc}
 2418              	.L139:
 2419              		.align	2
 2420              	.L138:
 2421 008c 00000000 		.word	.LC0
 2422 0090 90ED02E0 		.word	-536679024
 2423              		.cfi_endproc
 2424              	.LFE856:
 2426              		.section	.text.HAL_MPU_DisableRegion,"ax",%progbits
 2427              		.align	1
 2428              		.global	HAL_MPU_DisableRegion
 2429              		.syntax unified
 2430              		.thumb
 2431              		.thumb_func
 2433              	HAL_MPU_DisableRegion:
 2434              	.LFB857:
 622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the MPU Region.
 626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_DisableRegion(uint32_t RegionNumber)
 629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2435              		.loc 1 629 1
 2436              		.cfi_startproc
 2437              		@ args = 0, pretend = 0, frame = 8
 2438              		@ frame_needed = 1, uses_anonymous_args = 0
 2439 0000 80B5     		push	{r7, lr}
 2440              		.cfi_def_cfa_offset 8
 2441              		.cfi_offset 7, -8
 2442              		.cfi_offset 14, -4
 2443 0002 82B0     		sub	sp, sp, #8
 2444              		.cfi_def_cfa_offset 16
 2445 0004 00AF     		add	r7, sp, #0
 2446              		.cfi_def_cfa_register 7
 2447 0006 7860     		str	r0, [r7, #4]
 630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 2448              		.loc 1 631 3
 2449 0008 7B68     		ldr	r3, [r7, #4]
 2450 000a 002B     		cmp	r3, #0
 2451 000c 31D0     		beq	.L141
 2452              		.loc 1 631 3 is_stmt 0 discriminator 1
 2453 000e 7B68     		ldr	r3, [r7, #4]
 2454 0010 012B     		cmp	r3, #1
 2455 0012 2ED0     		beq	.L141
 2456              		.loc 1 631 3 discriminator 2
 2457 0014 7B68     		ldr	r3, [r7, #4]
 2458 0016 022B     		cmp	r3, #2
 2459 0018 2BD0     		beq	.L141
ARM GAS  /tmp/cch94jZR.s 			page 142


 2460              		.loc 1 631 3 discriminator 3
 2461 001a 7B68     		ldr	r3, [r7, #4]
 2462 001c 032B     		cmp	r3, #3
 2463 001e 28D0     		beq	.L141
 2464              		.loc 1 631 3 discriminator 4
 2465 0020 7B68     		ldr	r3, [r7, #4]
 2466 0022 042B     		cmp	r3, #4
 2467 0024 25D0     		beq	.L141
 2468              		.loc 1 631 3 discriminator 5
 2469 0026 7B68     		ldr	r3, [r7, #4]
 2470 0028 052B     		cmp	r3, #5
 2471 002a 22D0     		beq	.L141
 2472              		.loc 1 631 3 discriminator 6
 2473 002c 7B68     		ldr	r3, [r7, #4]
 2474 002e 062B     		cmp	r3, #6
 2475 0030 1FD0     		beq	.L141
 2476              		.loc 1 631 3 discriminator 7
 2477 0032 7B68     		ldr	r3, [r7, #4]
 2478 0034 072B     		cmp	r3, #7
 2479 0036 1CD0     		beq	.L141
 2480              		.loc 1 631 3 discriminator 8
 2481 0038 7B68     		ldr	r3, [r7, #4]
 2482 003a 082B     		cmp	r3, #8
 2483 003c 19D0     		beq	.L141
 2484              		.loc 1 631 3 discriminator 9
 2485 003e 7B68     		ldr	r3, [r7, #4]
 2486 0040 092B     		cmp	r3, #9
 2487 0042 16D0     		beq	.L141
 2488              		.loc 1 631 3 discriminator 10
 2489 0044 7B68     		ldr	r3, [r7, #4]
 2490 0046 0A2B     		cmp	r3, #10
 2491 0048 13D0     		beq	.L141
 2492              		.loc 1 631 3 discriminator 11
 2493 004a 7B68     		ldr	r3, [r7, #4]
 2494 004c 0B2B     		cmp	r3, #11
 2495 004e 10D0     		beq	.L141
 2496              		.loc 1 631 3 discriminator 12
 2497 0050 7B68     		ldr	r3, [r7, #4]
 2498 0052 0C2B     		cmp	r3, #12
 2499 0054 0DD0     		beq	.L141
 2500              		.loc 1 631 3 discriminator 13
 2501 0056 7B68     		ldr	r3, [r7, #4]
 2502 0058 0D2B     		cmp	r3, #13
 2503 005a 0AD0     		beq	.L141
 2504              		.loc 1 631 3 discriminator 14
 2505 005c 7B68     		ldr	r3, [r7, #4]
 2506 005e 0E2B     		cmp	r3, #14
 2507 0060 07D0     		beq	.L141
 2508              		.loc 1 631 3 discriminator 15
 2509 0062 7B68     		ldr	r3, [r7, #4]
 2510 0064 0F2B     		cmp	r3, #15
 2511 0066 04D0     		beq	.L141
 2512              		.loc 1 631 3 discriminator 16
 2513 0068 40F27721 		movw	r1, #631
 2514 006c 0748     		ldr	r0, .L142
 2515 006e FFF7FEFF 		bl	assert_failed
 2516              	.L141:
ARM GAS  /tmp/cch94jZR.s 			page 143


 632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 2517              		.loc 1 634 6 is_stmt 1
 2518 0072 074A     		ldr	r2, .L142+4
 2519              		.loc 1 634 12
 2520 0074 7B68     		ldr	r3, [r7, #4]
 2521 0076 9360     		str	r3, [r2, #8]
 635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 2522              		.loc 1 637 3
 2523 0078 054B     		ldr	r3, .L142+4
 2524 007a 1B69     		ldr	r3, [r3, #16]
 2525 007c 044A     		ldr	r2, .L142+4
 2526 007e 23F00103 		bic	r3, r3, #1
 2527 0082 1361     		str	r3, [r2, #16]
 638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2528              		.loc 1 638 1
 2529 0084 00BF     		nop
 2530 0086 0837     		adds	r7, r7, #8
 2531              		.cfi_def_cfa_offset 8
 2532 0088 BD46     		mov	sp, r7
 2533              		.cfi_def_cfa_register 13
 2534              		@ sp needed
 2535 008a 80BD     		pop	{r7, pc}
 2536              	.L143:
 2537              		.align	2
 2538              	.L142:
 2539 008c 00000000 		.word	.LC0
 2540 0090 90ED00E0 		.word	-536810096
 2541              		.cfi_endproc
 2542              	.LFE857:
 2544              		.section	.text.HAL_MPU_DisableRegion_NS,"ax",%progbits
 2545              		.align	1
 2546              		.global	HAL_MPU_DisableRegion_NS
 2547              		.syntax unified
 2548              		.thumb
 2549              		.thumb_func
 2551              	HAL_MPU_DisableRegion_NS:
 2552              	.LFB858:
 639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU Region.
 643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_DisableRegion_NS(uint32_t RegionNumber)
 646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2553              		.loc 1 646 1
 2554              		.cfi_startproc
 2555              		@ args = 0, pretend = 0, frame = 8
 2556              		@ frame_needed = 1, uses_anonymous_args = 0
 2557 0000 80B5     		push	{r7, lr}
 2558              		.cfi_def_cfa_offset 8
 2559              		.cfi_offset 7, -8
 2560              		.cfi_offset 14, -4
ARM GAS  /tmp/cch94jZR.s 			page 144


 2561 0002 82B0     		sub	sp, sp, #8
 2562              		.cfi_def_cfa_offset 16
 2563 0004 00AF     		add	r7, sp, #0
 2564              		.cfi_def_cfa_register 7
 2565 0006 7860     		str	r0, [r7, #4]
 647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 2566              		.loc 1 648 3
 2567 0008 7B68     		ldr	r3, [r7, #4]
 2568 000a 002B     		cmp	r3, #0
 2569 000c 31D0     		beq	.L145
 2570              		.loc 1 648 3 is_stmt 0 discriminator 1
 2571 000e 7B68     		ldr	r3, [r7, #4]
 2572 0010 012B     		cmp	r3, #1
 2573 0012 2ED0     		beq	.L145
 2574              		.loc 1 648 3 discriminator 2
 2575 0014 7B68     		ldr	r3, [r7, #4]
 2576 0016 022B     		cmp	r3, #2
 2577 0018 2BD0     		beq	.L145
 2578              		.loc 1 648 3 discriminator 3
 2579 001a 7B68     		ldr	r3, [r7, #4]
 2580 001c 032B     		cmp	r3, #3
 2581 001e 28D0     		beq	.L145
 2582              		.loc 1 648 3 discriminator 4
 2583 0020 7B68     		ldr	r3, [r7, #4]
 2584 0022 042B     		cmp	r3, #4
 2585 0024 25D0     		beq	.L145
 2586              		.loc 1 648 3 discriminator 5
 2587 0026 7B68     		ldr	r3, [r7, #4]
 2588 0028 052B     		cmp	r3, #5
 2589 002a 22D0     		beq	.L145
 2590              		.loc 1 648 3 discriminator 6
 2591 002c 7B68     		ldr	r3, [r7, #4]
 2592 002e 062B     		cmp	r3, #6
 2593 0030 1FD0     		beq	.L145
 2594              		.loc 1 648 3 discriminator 7
 2595 0032 7B68     		ldr	r3, [r7, #4]
 2596 0034 072B     		cmp	r3, #7
 2597 0036 1CD0     		beq	.L145
 2598              		.loc 1 648 3 discriminator 8
 2599 0038 7B68     		ldr	r3, [r7, #4]
 2600 003a 082B     		cmp	r3, #8
 2601 003c 19D0     		beq	.L145
 2602              		.loc 1 648 3 discriminator 9
 2603 003e 7B68     		ldr	r3, [r7, #4]
 2604 0040 092B     		cmp	r3, #9
 2605 0042 16D0     		beq	.L145
 2606              		.loc 1 648 3 discriminator 10
 2607 0044 7B68     		ldr	r3, [r7, #4]
 2608 0046 0A2B     		cmp	r3, #10
 2609 0048 13D0     		beq	.L145
 2610              		.loc 1 648 3 discriminator 11
 2611 004a 7B68     		ldr	r3, [r7, #4]
 2612 004c 0B2B     		cmp	r3, #11
 2613 004e 10D0     		beq	.L145
 2614              		.loc 1 648 3 discriminator 12
 2615 0050 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cch94jZR.s 			page 145


 2616 0052 0C2B     		cmp	r3, #12
 2617 0054 0DD0     		beq	.L145
 2618              		.loc 1 648 3 discriminator 13
 2619 0056 7B68     		ldr	r3, [r7, #4]
 2620 0058 0D2B     		cmp	r3, #13
 2621 005a 0AD0     		beq	.L145
 2622              		.loc 1 648 3 discriminator 14
 2623 005c 7B68     		ldr	r3, [r7, #4]
 2624 005e 0E2B     		cmp	r3, #14
 2625 0060 07D0     		beq	.L145
 2626              		.loc 1 648 3 discriminator 15
 2627 0062 7B68     		ldr	r3, [r7, #4]
 2628 0064 0F2B     		cmp	r3, #15
 2629 0066 04D0     		beq	.L145
 2630              		.loc 1 648 3 discriminator 16
 2631 0068 4FF42271 		mov	r1, #648
 2632 006c 0748     		ldr	r0, .L146
 2633 006e FFF7FEFF 		bl	assert_failed
 2634              	.L145:
 649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 2635              		.loc 1 651 9 is_stmt 1
 2636 0072 074A     		ldr	r2, .L146+4
 2637              		.loc 1 651 15
 2638 0074 7B68     		ldr	r3, [r7, #4]
 2639 0076 9360     		str	r3, [r2, #8]
 652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 2640              		.loc 1 654 3
 2641 0078 054B     		ldr	r3, .L146+4
 2642 007a 1B69     		ldr	r3, [r3, #16]
 2643 007c 044A     		ldr	r2, .L146+4
 2644 007e 23F00103 		bic	r3, r3, #1
 2645 0082 1361     		str	r3, [r2, #16]
 655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2646              		.loc 1 655 1
 2647 0084 00BF     		nop
 2648 0086 0837     		adds	r7, r7, #8
 2649              		.cfi_def_cfa_offset 8
 2650 0088 BD46     		mov	sp, r7
 2651              		.cfi_def_cfa_register 13
 2652              		@ sp needed
 2653 008a 80BD     		pop	{r7, pc}
 2654              	.L147:
 2655              		.align	2
 2656              	.L146:
 2657 008c 00000000 		.word	.LC0
 2658 0090 90ED02E0 		.word	-536679024
 2659              		.cfi_endproc
 2660              	.LFE858:
 2662              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 2663              		.align	1
 2664              		.global	HAL_MPU_ConfigRegion
 2665              		.syntax unified
 2666              		.thumb
ARM GAS  /tmp/cch94jZR.s 			page 146


 2667              		.thumb_func
 2669              	HAL_MPU_ConfigRegion:
 2670              	.LFB859:
 656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
 662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                         the initialization and configuration information.
 663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
 666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2671              		.loc 1 666 1
 2672              		.cfi_startproc
 2673              		@ args = 0, pretend = 0, frame = 8
 2674              		@ frame_needed = 1, uses_anonymous_args = 0
 2675 0000 80B5     		push	{r7, lr}
 2676              		.cfi_def_cfa_offset 8
 2677              		.cfi_offset 7, -8
 2678              		.cfi_offset 14, -4
 2679 0002 82B0     		sub	sp, sp, #8
 2680              		.cfi_def_cfa_offset 16
 2681 0004 00AF     		add	r7, sp, #0
 2682              		.cfi_def_cfa_register 7
 2683 0006 7860     		str	r0, [r7, #4]
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 2684              		.loc 1 667 3
 2685 0008 7968     		ldr	r1, [r7, #4]
 2686 000a 0348     		ldr	r0, .L149
 2687 000c FFF7FEFF 		bl	MPU_ConfigRegion
 668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2688              		.loc 1 668 1
 2689 0010 00BF     		nop
 2690 0012 0837     		adds	r7, r7, #8
 2691              		.cfi_def_cfa_offset 8
 2692 0014 BD46     		mov	sp, r7
 2693              		.cfi_def_cfa_register 13
 2694              		@ sp needed
 2695 0016 80BD     		pop	{r7, pc}
 2696              	.L150:
 2697              		.align	2
 2698              	.L149:
 2699 0018 90ED00E0 		.word	-536810096
 2700              		.cfi_endproc
 2701              	.LFE859:
 2703              		.section	.text.HAL_MPU_ConfigRegion_NS,"ax",%progbits
 2704              		.align	1
 2705              		.global	HAL_MPU_ConfigRegion_NS
 2706              		.syntax unified
 2707              		.thumb
 2708              		.thumb_func
 2710              	HAL_MPU_ConfigRegion_NS:
 2711              	.LFB860:
 669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
ARM GAS  /tmp/cch94jZR.s 			page 147


 671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected for non-secure MPU.
 673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
 674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                         the initialization and configuration information.
 675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigRegion_NS(const MPU_Region_InitTypeDef *pMPU_RegionInit)
 678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2712              		.loc 1 678 1
 2713              		.cfi_startproc
 2714              		@ args = 0, pretend = 0, frame = 8
 2715              		@ frame_needed = 1, uses_anonymous_args = 0
 2716 0000 80B5     		push	{r7, lr}
 2717              		.cfi_def_cfa_offset 8
 2718              		.cfi_offset 7, -8
 2719              		.cfi_offset 14, -4
 2720 0002 82B0     		sub	sp, sp, #8
 2721              		.cfi_def_cfa_offset 16
 2722 0004 00AF     		add	r7, sp, #0
 2723              		.cfi_def_cfa_register 7
 2724 0006 7860     		str	r0, [r7, #4]
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 2725              		.loc 1 679 3
 2726 0008 7968     		ldr	r1, [r7, #4]
 2727 000a 0348     		ldr	r0, .L152
 2728 000c FFF7FEFF 		bl	MPU_ConfigRegion
 680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2729              		.loc 1 680 1
 2730 0010 00BF     		nop
 2731 0012 0837     		adds	r7, r7, #8
 2732              		.cfi_def_cfa_offset 8
 2733 0014 BD46     		mov	sp, r7
 2734              		.cfi_def_cfa_register 13
 2735              		@ sp needed
 2736 0016 80BD     		pop	{r7, pc}
 2737              	.L153:
 2738              		.align	2
 2739              	.L152:
 2740 0018 90ED02E0 		.word	-536679024
 2741              		.cfi_endproc
 2742              	.LFE860:
 2744              		.section	.text.HAL_MPU_ConfigMemoryAttributes,"ax",%progbits
 2745              		.align	1
 2746              		.global	HAL_MPU_ConfigMemoryAttributes
 2747              		.syntax unified
 2748              		.thumb
 2749              		.thumb_func
 2751              	HAL_MPU_ConfigMemoryAttributes:
 2752              	.LFB861:
 681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes.
 685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_AttributesInit Pointer to a MPU_Attributes_InitTypeDef structure that contains
 686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                             the initialization and configuration information.
 687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
ARM GAS  /tmp/cch94jZR.s 			page 148


 689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *pMPU_AttributesInit)
 690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2753              		.loc 1 690 1
 2754              		.cfi_startproc
 2755              		@ args = 0, pretend = 0, frame = 8
 2756              		@ frame_needed = 1, uses_anonymous_args = 0
 2757 0000 80B5     		push	{r7, lr}
 2758              		.cfi_def_cfa_offset 8
 2759              		.cfi_offset 7, -8
 2760              		.cfi_offset 14, -4
 2761 0002 82B0     		sub	sp, sp, #8
 2762              		.cfi_def_cfa_offset 16
 2763 0004 00AF     		add	r7, sp, #0
 2764              		.cfi_def_cfa_register 7
 2765 0006 7860     		str	r0, [r7, #4]
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 2766              		.loc 1 691 3
 2767 0008 7968     		ldr	r1, [r7, #4]
 2768 000a 0348     		ldr	r0, .L155
 2769 000c FFF7FEFF 		bl	MPU_ConfigMemoryAttributes
 692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2770              		.loc 1 692 1
 2771 0010 00BF     		nop
 2772 0012 0837     		adds	r7, r7, #8
 2773              		.cfi_def_cfa_offset 8
 2774 0014 BD46     		mov	sp, r7
 2775              		.cfi_def_cfa_register 13
 2776              		@ sp needed
 2777 0016 80BD     		pop	{r7, pc}
 2778              	.L156:
 2779              		.align	2
 2780              	.L155:
 2781 0018 90ED00E0 		.word	-536810096
 2782              		.cfi_endproc
 2783              	.LFE861:
 2785              		.section	.text.HAL_MPU_ConfigMemoryAttributes_NS,"ax",%progbits
 2786              		.align	1
 2787              		.global	HAL_MPU_ConfigMemoryAttributes_NS
 2788              		.syntax unified
 2789              		.thumb
 2790              		.thumb_func
 2792              	HAL_MPU_ConfigMemoryAttributes_NS:
 2793              	.LFB862:
 693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes for non-secure MPU.
 697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_AttributesInit Pointer to a MPU_Attributes_InitTypeDef structure that contains
 698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                             the initialization and configuration information.
 699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes_NS(const MPU_Attributes_InitTypeDef *pMPU_AttributesInit)
 702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2794              		.loc 1 702 1
 2795              		.cfi_startproc
 2796              		@ args = 0, pretend = 0, frame = 8
 2797              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cch94jZR.s 			page 149


 2798 0000 80B5     		push	{r7, lr}
 2799              		.cfi_def_cfa_offset 8
 2800              		.cfi_offset 7, -8
 2801              		.cfi_offset 14, -4
 2802 0002 82B0     		sub	sp, sp, #8
 2803              		.cfi_def_cfa_offset 16
 2804 0004 00AF     		add	r7, sp, #0
 2805              		.cfi_def_cfa_register 7
 2806 0006 7860     		str	r0, [r7, #4]
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 2807              		.loc 1 703 3
 2808 0008 7968     		ldr	r1, [r7, #4]
 2809 000a 0348     		ldr	r0, .L158
 2810 000c FFF7FEFF 		bl	MPU_ConfigMemoryAttributes
 704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2811              		.loc 1 704 1
 2812 0010 00BF     		nop
 2813 0012 0837     		adds	r7, r7, #8
 2814              		.cfi_def_cfa_offset 8
 2815 0014 BD46     		mov	sp, r7
 2816              		.cfi_def_cfa_register 13
 2817              		@ sp needed
 2818 0016 80BD     		pop	{r7, pc}
 2819              	.L159:
 2820              		.align	2
 2821              	.L158:
 2822 0018 90ED02E0 		.word	-536679024
 2823              		.cfi_endproc
 2824              	.LFE862:
 2826              		.section	.text.MPU_ConfigRegion,"ax",%progbits
 2827              		.align	1
 2828              		.syntax unified
 2829              		.thumb
 2830              		.thumb_func
 2832              	MPU_ConfigRegion:
 2833              	.LFB863:
 705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Private_Functions
 716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *pMPU_RegionInit)
 719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 2834              		.loc 1 719 1
 2835              		.cfi_startproc
 2836              		@ args = 0, pretend = 0, frame = 8
 2837              		@ frame_needed = 1, uses_anonymous_args = 0
 2838 0000 80B5     		push	{r7, lr}
 2839              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cch94jZR.s 			page 150


 2840              		.cfi_offset 7, -8
 2841              		.cfi_offset 14, -4
 2842 0002 82B0     		sub	sp, sp, #8
 2843              		.cfi_def_cfa_offset 16
 2844 0004 00AF     		add	r7, sp, #0
 2845              		.cfi_def_cfa_register 7
 2846 0006 7860     		str	r0, [r7, #4]
 2847 0008 3960     		str	r1, [r7]
 720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
 2848              		.loc 1 721 3
 2849 000a 3B68     		ldr	r3, [r7]
 2850 000c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2851 000e 002B     		cmp	r3, #0
 2852 0010 40D0     		beq	.L161
 2853              		.loc 1 721 3 is_stmt 0 discriminator 1
 2854 0012 3B68     		ldr	r3, [r7]
 2855 0014 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2856 0016 012B     		cmp	r3, #1
 2857 0018 3CD0     		beq	.L161
 2858              		.loc 1 721 3 discriminator 2
 2859 001a 3B68     		ldr	r3, [r7]
 2860 001c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2861 001e 022B     		cmp	r3, #2
 2862 0020 38D0     		beq	.L161
 2863              		.loc 1 721 3 discriminator 3
 2864 0022 3B68     		ldr	r3, [r7]
 2865 0024 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2866 0026 032B     		cmp	r3, #3
 2867 0028 34D0     		beq	.L161
 2868              		.loc 1 721 3 discriminator 4
 2869 002a 3B68     		ldr	r3, [r7]
 2870 002c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2871 002e 042B     		cmp	r3, #4
 2872 0030 30D0     		beq	.L161
 2873              		.loc 1 721 3 discriminator 5
 2874 0032 3B68     		ldr	r3, [r7]
 2875 0034 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2876 0036 052B     		cmp	r3, #5
 2877 0038 2CD0     		beq	.L161
 2878              		.loc 1 721 3 discriminator 6
 2879 003a 3B68     		ldr	r3, [r7]
 2880 003c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2881 003e 062B     		cmp	r3, #6
 2882 0040 28D0     		beq	.L161
 2883              		.loc 1 721 3 discriminator 7
 2884 0042 3B68     		ldr	r3, [r7]
 2885 0044 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2886 0046 072B     		cmp	r3, #7
 2887 0048 24D0     		beq	.L161
 2888              		.loc 1 721 3 discriminator 8
 2889 004a 3B68     		ldr	r3, [r7]
 2890 004c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2891 004e 082B     		cmp	r3, #8
 2892 0050 20D0     		beq	.L161
 2893              		.loc 1 721 3 discriminator 9
 2894 0052 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/cch94jZR.s 			page 151


 2895 0054 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2896 0056 092B     		cmp	r3, #9
 2897 0058 1CD0     		beq	.L161
 2898              		.loc 1 721 3 discriminator 10
 2899 005a 3B68     		ldr	r3, [r7]
 2900 005c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2901 005e 0A2B     		cmp	r3, #10
 2902 0060 18D0     		beq	.L161
 2903              		.loc 1 721 3 discriminator 11
 2904 0062 3B68     		ldr	r3, [r7]
 2905 0064 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2906 0066 0B2B     		cmp	r3, #11
 2907 0068 14D0     		beq	.L161
 2908              		.loc 1 721 3 discriminator 12
 2909 006a 3B68     		ldr	r3, [r7]
 2910 006c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2911 006e 0C2B     		cmp	r3, #12
 2912 0070 10D0     		beq	.L161
 2913              		.loc 1 721 3 discriminator 13
 2914 0072 3B68     		ldr	r3, [r7]
 2915 0074 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2916 0076 0D2B     		cmp	r3, #13
 2917 0078 0CD0     		beq	.L161
 2918              		.loc 1 721 3 discriminator 14
 2919 007a 3B68     		ldr	r3, [r7]
 2920 007c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2921 007e 0E2B     		cmp	r3, #14
 2922 0080 08D0     		beq	.L161
 2923              		.loc 1 721 3 discriminator 15
 2924 0082 3B68     		ldr	r3, [r7]
 2925 0084 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2926 0086 0F2B     		cmp	r3, #15
 2927 0088 04D0     		beq	.L161
 2928              		.loc 1 721 3 discriminator 16
 2929 008a 40F2D121 		movw	r1, #721
 2930 008e 5348     		ldr	r0, .L168
 2931 0090 FFF7FEFF 		bl	assert_failed
 2932              	.L161:
 722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));
 2933              		.loc 1 722 3 is_stmt 1
 2934 0094 3B68     		ldr	r3, [r7]
 2935 0096 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2936 0098 012B     		cmp	r3, #1
 2937 009a 08D0     		beq	.L162
 2938              		.loc 1 722 3 is_stmt 0 discriminator 1
 2939 009c 3B68     		ldr	r3, [r7]
 2940 009e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2941 00a0 002B     		cmp	r3, #0
 2942 00a2 04D0     		beq	.L162
 2943              		.loc 1 722 3 discriminator 2
 2944 00a4 40F2D221 		movw	r1, #722
 2945 00a8 4C48     		ldr	r0, .L168
 2946 00aa FFF7FEFF 		bl	assert_failed
 2947              	.L162:
 723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RNR = pMPU_RegionInit->Number;
ARM GAS  /tmp/cch94jZR.s 			page 152


 2948              		.loc 1 725 30 is_stmt 1
 2949 00ae 3B68     		ldr	r3, [r7]
 2950 00b0 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2951 00b2 1A46     		mov	r2, r3
 2952              		.loc 1 725 13
 2953 00b4 7B68     		ldr	r3, [r7, #4]
 2954 00b6 9A60     		str	r2, [r3, #8]
 726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
 2955              		.loc 1 728 3
 2956 00b8 7B68     		ldr	r3, [r7, #4]
 2957 00ba 1B69     		ldr	r3, [r3, #16]
 2958 00bc 23F00102 		bic	r2, r3, #1
 2959 00c0 7B68     		ldr	r3, [r7, #4]
 2960 00c2 1A61     		str	r2, [r3, #16]
 729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_INSTRUCTION_ACCESS(pMPU_RegionInit->DisableExec));
 2961              		.loc 1 731 3
 2962 00c4 3B68     		ldr	r3, [r7]
 2963 00c6 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 2964 00c8 002B     		cmp	r3, #0
 2965 00ca 08D0     		beq	.L163
 2966              		.loc 1 731 3 is_stmt 0 discriminator 1
 2967 00cc 3B68     		ldr	r3, [r7]
 2968 00ce 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 2969 00d0 012B     		cmp	r3, #1
 2970 00d2 04D0     		beq	.L163
 2971              		.loc 1 731 3 discriminator 2
 2972 00d4 40F2DB21 		movw	r1, #731
 2973 00d8 4048     		ldr	r0, .L168
 2974 00da FFF7FEFF 		bl	assert_failed
 2975              	.L163:
 732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_PRIV_INSTRUCTION_ACCESS(pMPU_RegionInit->DisablePrivExec));
 2976              		.loc 1 732 3 is_stmt 1
 2977 00de 3B68     		ldr	r3, [r7]
 2978 00e0 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 2979 00e2 002B     		cmp	r3, #0
 2980 00e4 08D0     		beq	.L164
 2981              		.loc 1 732 3 is_stmt 0 discriminator 1
 2982 00e6 3B68     		ldr	r3, [r7]
 2983 00e8 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 2984 00ea 012B     		cmp	r3, #1
 2985 00ec 04D0     		beq	.L164
 2986              		.loc 1 732 3 discriminator 2
 2987 00ee 4FF43771 		mov	r1, #732
 2988 00f2 3A48     		ldr	r0, .L168
 2989 00f4 FFF7FEFF 		bl	assert_failed
 2990              	.L164:
 733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(pMPU_RegionInit->AccessPermission));
 2991              		.loc 1 733 3 is_stmt 1
 2992 00f8 3B68     		ldr	r3, [r7]
 2993 00fa 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 2994 00fc 002B     		cmp	r3, #0
 2995 00fe 10D0     		beq	.L165
 2996              		.loc 1 733 3 is_stmt 0 discriminator 1
ARM GAS  /tmp/cch94jZR.s 			page 153


 2997 0100 3B68     		ldr	r3, [r7]
 2998 0102 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 2999 0104 012B     		cmp	r3, #1
 3000 0106 0CD0     		beq	.L165
 3001              		.loc 1 733 3 discriminator 2
 3002 0108 3B68     		ldr	r3, [r7]
 3003 010a 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3004 010c 022B     		cmp	r3, #2
 3005 010e 08D0     		beq	.L165
 3006              		.loc 1 733 3 discriminator 3
 3007 0110 3B68     		ldr	r3, [r7]
 3008 0112 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3009 0114 032B     		cmp	r3, #3
 3010 0116 04D0     		beq	.L165
 3011              		.loc 1 733 3 discriminator 4
 3012 0118 40F2DD21 		movw	r1, #733
 3013 011c 2F48     		ldr	r0, .L168
 3014 011e FFF7FEFF 		bl	assert_failed
 3015              	.L165:
 734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ACCESS_SHAREABLE(pMPU_RegionInit->IsShareable));
 3016              		.loc 1 734 3 is_stmt 1
 3017 0122 3B68     		ldr	r3, [r7]
 3018 0124 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 3019 0126 022B     		cmp	r3, #2
 3020 0128 0CD0     		beq	.L166
 3021              		.loc 1 734 3 is_stmt 0 discriminator 1
 3022 012a 3B68     		ldr	r3, [r7]
 3023 012c DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 3024 012e 032B     		cmp	r3, #3
 3025 0130 08D0     		beq	.L166
 3026              		.loc 1 734 3 discriminator 2
 3027 0132 3B68     		ldr	r3, [r7]
 3028 0134 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 3029 0136 002B     		cmp	r3, #0
 3030 0138 04D0     		beq	.L166
 3031              		.loc 1 734 3 discriminator 3
 3032 013a 40F2DE21 		movw	r1, #734
 3033 013e 2748     		ldr	r0, .L168
 3034 0140 FFF7FEFF 		bl	assert_failed
 3035              	.L166:
 735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_RegionInit->AttributesIndex));
 3036              		.loc 1 735 3 is_stmt 1
 3037 0144 3B68     		ldr	r3, [r7]
 3038 0146 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3039 0148 002B     		cmp	r3, #0
 3040 014a 20D0     		beq	.L167
 3041              		.loc 1 735 3 is_stmt 0 discriminator 1
 3042 014c 3B68     		ldr	r3, [r7]
 3043 014e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3044 0150 012B     		cmp	r3, #1
 3045 0152 1CD0     		beq	.L167
 3046              		.loc 1 735 3 discriminator 2
 3047 0154 3B68     		ldr	r3, [r7]
 3048 0156 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3049 0158 022B     		cmp	r3, #2
 3050 015a 18D0     		beq	.L167
 3051              		.loc 1 735 3 discriminator 3
ARM GAS  /tmp/cch94jZR.s 			page 154


 3052 015c 3B68     		ldr	r3, [r7]
 3053 015e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3054 0160 032B     		cmp	r3, #3
 3055 0162 14D0     		beq	.L167
 3056              		.loc 1 735 3 discriminator 4
 3057 0164 3B68     		ldr	r3, [r7]
 3058 0166 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3059 0168 042B     		cmp	r3, #4
 3060 016a 10D0     		beq	.L167
 3061              		.loc 1 735 3 discriminator 5
 3062 016c 3B68     		ldr	r3, [r7]
 3063 016e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3064 0170 052B     		cmp	r3, #5
 3065 0172 0CD0     		beq	.L167
 3066              		.loc 1 735 3 discriminator 6
 3067 0174 3B68     		ldr	r3, [r7]
 3068 0176 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3069 0178 062B     		cmp	r3, #6
 3070 017a 08D0     		beq	.L167
 3071              		.loc 1 735 3 discriminator 7
 3072 017c 3B68     		ldr	r3, [r7]
 3073 017e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3074 0180 072B     		cmp	r3, #7
 3075 0182 04D0     		beq	.L167
 3076              		.loc 1 735 3 discriminator 8
 3077 0184 40F2DF21 		movw	r1, #735
 3078 0188 1448     		ldr	r0, .L168
 3079 018a FFF7FEFF 		bl	assert_failed
 3080              	.L167:
 736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress & 0xFFFFFFE0UL)  |
 3081              		.loc 1 737 43 is_stmt 1
 3082 018e 3B68     		ldr	r3, [r7]
 3083 0190 5B68     		ldr	r3, [r3, #4]
 3084              		.loc 1 737 57
 3085 0192 23F01F02 		bic	r2, r3, #31
 738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 3086              		.loc 1 738 43
 3087 0196 3B68     		ldr	r3, [r7]
 3088 0198 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 3089              		.loc 1 738 62
 3090 019a DB00     		lsls	r3, r3, #3
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 3091              		.loc 1 737 74
 3092 019c 1A43     		orrs	r2, r2, r3
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 3093              		.loc 1 739 43
 3094 019e 3B68     		ldr	r3, [r7]
 3095 01a0 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3096              		.loc 1 739 62
 3097 01a2 5B00     		lsls	r3, r3, #1
 738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 3098              		.loc 1 738 83
 3099 01a4 1343     		orrs	r3, r3, r2
 740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 3100              		.loc 1 740 43
 3101 01a6 3A68     		ldr	r2, [r7]
ARM GAS  /tmp/cch94jZR.s 			page 155


 3102 01a8 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 3103              		.loc 1 739 83
 3104 01aa 1A43     		orrs	r2, r2, r3
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 3105              		.loc 1 737 14
 3106 01ac 7B68     		ldr	r3, [r7, #4]
 3107 01ae DA60     		str	r2, [r3, #12]
 741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress & 0xFFFFFFE0UL) |
 3108              		.loc 1 742 43
 3109 01b0 3B68     		ldr	r3, [r7]
 3110 01b2 9B68     		ldr	r3, [r3, #8]
 3111              		.loc 1 742 58
 3112 01b4 23F01F02 		bic	r2, r3, #31
 743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 3113              		.loc 1 743 43
 3114 01b8 3B68     		ldr	r3, [r7]
 3115 01ba 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 3116              		.loc 1 743 61
 3117 01bc 1B01     		lsls	r3, r3, #4
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 3118              		.loc 1 742 74
 3119 01be 1A43     		orrs	r2, r2, r3
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex  << MPU_RLAR_AttrIndx_Pos) |
 3120              		.loc 1 744 43
 3121 01c0 3B68     		ldr	r3, [r7]
 3122 01c2 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3123              		.loc 1 744 62
 3124 01c4 5B00     		lsls	r3, r3, #1
 743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 3125              		.loc 1 743 82
 3126 01c6 1343     		orrs	r3, r3, r2
 745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable           << MPU_RLAR_EN_Pos));
 3127              		.loc 1 745 43
 3128 01c8 3A68     		ldr	r2, [r7]
 3129 01ca 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex  << MPU_RLAR_AttrIndx_Pos) |
 3130              		.loc 1 744 88
 3131 01cc 1A43     		orrs	r2, r2, r3
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 3132              		.loc 1 742 14
 3133 01ce 7B68     		ldr	r3, [r7, #4]
 3134 01d0 1A61     		str	r2, [r3, #16]
 746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 3135              		.loc 1 746 1
 3136 01d2 00BF     		nop
 3137 01d4 0837     		adds	r7, r7, #8
 3138              		.cfi_def_cfa_offset 8
 3139 01d6 BD46     		mov	sp, r7
 3140              		.cfi_def_cfa_register 13
 3141              		@ sp needed
 3142 01d8 80BD     		pop	{r7, pc}
 3143              	.L169:
 3144 01da 00BF     		.align	2
 3145              	.L168:
 3146 01dc 00000000 		.word	.LC0
ARM GAS  /tmp/cch94jZR.s 			page 156


 3147              		.cfi_endproc
 3148              	.LFE863:
 3150              		.section	.text.MPU_ConfigMemoryAttributes,"ax",%progbits
 3151              		.align	1
 3152              		.syntax unified
 3153              		.thumb
 3154              		.thumb_func
 3156              	MPU_ConfigMemoryAttributes:
 3157              	.LFB864:
 747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *pMPU_Attri
 749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 3158              		.loc 1 749 1
 3159              		.cfi_startproc
 3160              		@ args = 0, pretend = 0, frame = 24
 3161              		@ frame_needed = 1, uses_anonymous_args = 0
 3162 0000 80B5     		push	{r7, lr}
 3163              		.cfi_def_cfa_offset 8
 3164              		.cfi_offset 7, -8
 3165              		.cfi_offset 14, -4
 3166 0002 86B0     		sub	sp, sp, #24
 3167              		.cfi_def_cfa_offset 32
 3168 0004 00AF     		add	r7, sp, #0
 3169              		.cfi_def_cfa_register 7
 3170 0006 7860     		str	r0, [r7, #4]
 3171 0008 3960     		str	r1, [r7]
 750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t      attr_values;
 752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t      attr_number;
 753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_AttributesInit->Number));
 3172              		.loc 1 755 3
 3173 000a 3B68     		ldr	r3, [r7]
 3174 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3175 000e 002B     		cmp	r3, #0
 3176 0010 20D0     		beq	.L171
 3177              		.loc 1 755 3 is_stmt 0 discriminator 1
 3178 0012 3B68     		ldr	r3, [r7]
 3179 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3180 0016 012B     		cmp	r3, #1
 3181 0018 1CD0     		beq	.L171
 3182              		.loc 1 755 3 discriminator 2
 3183 001a 3B68     		ldr	r3, [r7]
 3184 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3185 001e 022B     		cmp	r3, #2
 3186 0020 18D0     		beq	.L171
 3187              		.loc 1 755 3 discriminator 3
 3188 0022 3B68     		ldr	r3, [r7]
 3189 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3190 0026 032B     		cmp	r3, #3
 3191 0028 14D0     		beq	.L171
 3192              		.loc 1 755 3 discriminator 4
 3193 002a 3B68     		ldr	r3, [r7]
 3194 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3195 002e 042B     		cmp	r3, #4
 3196 0030 10D0     		beq	.L171
ARM GAS  /tmp/cch94jZR.s 			page 157


 3197              		.loc 1 755 3 discriminator 5
 3198 0032 3B68     		ldr	r3, [r7]
 3199 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3200 0036 052B     		cmp	r3, #5
 3201 0038 0CD0     		beq	.L171
 3202              		.loc 1 755 3 discriminator 6
 3203 003a 3B68     		ldr	r3, [r7]
 3204 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3205 003e 062B     		cmp	r3, #6
 3206 0040 08D0     		beq	.L171
 3207              		.loc 1 755 3 discriminator 7
 3208 0042 3B68     		ldr	r3, [r7]
 3209 0044 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3210 0046 072B     		cmp	r3, #7
 3211 0048 04D0     		beq	.L171
 3212              		.loc 1 755 3 discriminator 8
 3213 004a 40F2F321 		movw	r1, #755
 3214 004e 1748     		ldr	r0, .L174
 3215 0050 FFF7FEFF 		bl	assert_failed
 3216              	.L171:
 756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* No need to check Attributes value as all 0x0..0xFF possible */
 757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 3217              		.loc 1 758 26 is_stmt 1
 3218 0054 3B68     		ldr	r3, [r7]
 3219 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3220              		.loc 1 758 6
 3221 0058 032B     		cmp	r3, #3
 3222 005a 06D8     		bhi	.L172
 759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     /* Program MPU_MAIR0 */
 761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR0);
 3223              		.loc 1 761 12
 3224 005c 7B68     		ldr	r3, [r7, #4]
 3225 005e 3033     		adds	r3, r3, #48
 3226 0060 7B61     		str	r3, [r7, #20]
 762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = pMPU_AttributesInit->Number;
 3227              		.loc 1 762 38
 3228 0062 3B68     		ldr	r3, [r7]
 3229 0064 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3230              		.loc 1 762 17
 3231 0066 3B61     		str	r3, [r7, #16]
 3232 0068 06E0     		b	.L173
 3233              	.L172:
 763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   else
 765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     /* Program MPU_MAIR1 */
 767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR1);
 3234              		.loc 1 767 12
 3235 006a 7B68     		ldr	r3, [r7, #4]
 3236 006c 3433     		adds	r3, r3, #52
 3237 006e 7B61     		str	r3, [r7, #20]
 768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 3238              		.loc 1 768 48
 3239 0070 3B68     		ldr	r3, [r7]
 3240 0072 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/cch94jZR.s 			page 158


 3241              		.loc 1 768 17
 3242 0074 043B     		subs	r3, r3, #4
 3243 0076 3B61     		str	r3, [r7, #16]
 3244              	.L173:
 769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values = *(p_mair);
 3245              		.loc 1 771 15
 3246 0078 7B69     		ldr	r3, [r7, #20]
 3247 007a 1B68     		ldr	r3, [r3]
 3248 007c FB60     		str	r3, [r7, #12]
 772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values &=  ~(0xFFU << (attr_number * 8U));
 3249              		.loc 1 772 43
 3250 007e 3B69     		ldr	r3, [r7, #16]
 3251 0080 DB00     		lsls	r3, r3, #3
 3252              		.loc 1 772 27
 3253 0082 FF22     		movs	r2, #255
 3254 0084 02FA03F3 		lsl	r3, r2, r3
 3255              		.loc 1 772 19
 3256 0088 DB43     		mvns	r3, r3
 3257              		.loc 1 772 15
 3258 008a FA68     		ldr	r2, [r7, #12]
 3259 008c 1340     		ands	r3, r3, r2
 3260 008e FB60     		str	r3, [r7, #12]
 773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 3261              		.loc 1 773 59
 3262 0090 3B68     		ldr	r3, [r7]
 3263 0092 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 3264              		.loc 1 773 30
 3265 0094 1A46     		mov	r2, r3
 3266              		.loc 1 773 88
 3267 0096 3B69     		ldr	r3, [r7, #16]
 3268 0098 DB00     		lsls	r3, r3, #3
 3269              		.loc 1 773 72
 3270 009a 9A40     		lsls	r2, r2, r3
 3271              		.loc 1 773 27
 3272 009c FB68     		ldr	r3, [r7, #12]
 3273 009e 1A43     		orrs	r2, r2, r3
 3274              		.loc 1 773 13
 3275 00a0 7B69     		ldr	r3, [r7, #20]
 3276 00a2 1A60     		str	r2, [r3]
 774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 3277              		.loc 1 774 1
 3278 00a4 00BF     		nop
 3279 00a6 1837     		adds	r7, r7, #24
 3280              		.cfi_def_cfa_offset 8
 3281 00a8 BD46     		mov	sp, r7
 3282              		.cfi_def_cfa_register 13
 3283              		@ sp needed
 3284 00aa 80BD     		pop	{r7, pc}
 3285              	.L175:
 3286              		.align	2
 3287              	.L174:
 3288 00ac 00000000 		.word	.LC0
 3289              		.cfi_endproc
 3290              	.LFE864:
 3292              		.text
ARM GAS  /tmp/cch94jZR.s 			page 159


 3293              	.Letext0:
 3294              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 3295              		.file 5 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3296              		.file 6 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3297              		.file 7 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_cortex.h"
 3298              		.file 8 "Inc/stm32n6xx_hal_conf.h"
ARM GAS  /tmp/cch94jZR.s 			page 160


DEFINED SYMBOLS
                            *ABS*:00000000 stm32n6xx_hal_cortex.c
     /tmp/cch94jZR.s:26     .text.__NVIC_SetPriorityGrouping:00000000 $t
     /tmp/cch94jZR.s:31     .text.__NVIC_SetPriorityGrouping:00000000 __NVIC_SetPriorityGrouping
     /tmp/cch94jZR.s:90     .text.__NVIC_SetPriorityGrouping:00000044 $d
     /tmp/cch94jZR.s:95     .text.__NVIC_GetPriorityGrouping:00000000 $t
     /tmp/cch94jZR.s:100    .text.__NVIC_GetPriorityGrouping:00000000 __NVIC_GetPriorityGrouping
     /tmp/cch94jZR.s:130    .text.__NVIC_GetPriorityGrouping:00000018 $d
     /tmp/cch94jZR.s:135    .text.__NVIC_EnableIRQ:00000000 $t
     /tmp/cch94jZR.s:140    .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
     /tmp/cch94jZR.s:191    .text.__NVIC_EnableIRQ:00000038 $d
     /tmp/cch94jZR.s:196    .text.__NVIC_DisableIRQ:00000000 $t
     /tmp/cch94jZR.s:201    .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
     /tmp/cch94jZR.s:278    .text.__NVIC_DisableIRQ:00000044 $d
     /tmp/cch94jZR.s:283    .text.__NVIC_GetPendingIRQ:00000000 $t
     /tmp/cch94jZR.s:288    .text.__NVIC_GetPendingIRQ:00000000 __NVIC_GetPendingIRQ
     /tmp/cch94jZR.s:343    .text.__NVIC_GetPendingIRQ:00000040 $d
     /tmp/cch94jZR.s:348    .text.__NVIC_SetPendingIRQ:00000000 $t
     /tmp/cch94jZR.s:353    .text.__NVIC_SetPendingIRQ:00000000 __NVIC_SetPendingIRQ
     /tmp/cch94jZR.s:403    .text.__NVIC_SetPendingIRQ:00000038 $d
     /tmp/cch94jZR.s:408    .text.__NVIC_ClearPendingIRQ:00000000 $t
     /tmp/cch94jZR.s:413    .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
     /tmp/cch94jZR.s:463    .text.__NVIC_ClearPendingIRQ:00000038 $d
     /tmp/cch94jZR.s:468    .text.__NVIC_GetActive:00000000 $t
     /tmp/cch94jZR.s:473    .text.__NVIC_GetActive:00000000 __NVIC_GetActive
     /tmp/cch94jZR.s:528    .text.__NVIC_GetActive:00000040 $d
     /tmp/cch94jZR.s:533    .text.__NVIC_SetPriority:00000000 $t
     /tmp/cch94jZR.s:538    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
     /tmp/cch94jZR.s:606    .text.__NVIC_SetPriority:0000004c $d
     /tmp/cch94jZR.s:612    .text.__NVIC_GetPriority:00000000 $t
     /tmp/cch94jZR.s:617    .text.__NVIC_GetPriority:00000000 __NVIC_GetPriority
     /tmp/cch94jZR.s:679    .text.__NVIC_GetPriority:00000048 $d
     /tmp/cch94jZR.s:685    .text.NVIC_EncodePriority:00000000 $t
     /tmp/cch94jZR.s:690    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
     /tmp/cch94jZR.s:769    .text.NVIC_DecodePriority:00000000 $t
     /tmp/cch94jZR.s:774    .text.NVIC_DecodePriority:00000000 NVIC_DecodePriority
     /tmp/cch94jZR.s:858    .text.__NVIC_SystemReset:00000000 $t
     /tmp/cch94jZR.s:863    .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
     /tmp/cch94jZR.s:925    .text.__NVIC_SystemReset:00000024 $d
     /tmp/cch94jZR.s:931    .text.SysTick_Config:00000000 $t
     /tmp/cch94jZR.s:936    .text.SysTick_Config:00000000 SysTick_Config
     /tmp/cch94jZR.s:996    .text.SysTick_Config:00000040 $d
     /tmp/cch94jZR.s:1001   .rodata:00000000 $d
     /tmp/cch94jZR.s:1006   .text.HAL_NVIC_SetPriorityGrouping:00000000 $t
     /tmp/cch94jZR.s:1012   .text.HAL_NVIC_SetPriorityGrouping:00000000 HAL_NVIC_SetPriorityGrouping
     /tmp/cch94jZR.s:1066   .text.HAL_NVIC_SetPriorityGrouping:0000003c $d
     /tmp/cch94jZR.s:1071   .text.HAL_NVIC_SetPriority:00000000 $t
     /tmp/cch94jZR.s:1077   .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
     /tmp/cch94jZR.s:1188   .text.HAL_NVIC_SetPriority:000000b0 $d
     /tmp/cch94jZR.s:1193   .text.HAL_NVIC_EnableIRQ:00000000 $t
     /tmp/cch94jZR.s:1199   .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
     /tmp/cch94jZR.s:1239   .text.HAL_NVIC_EnableIRQ:00000030 $d
     /tmp/cch94jZR.s:1244   .text.HAL_NVIC_DisableIRQ:00000000 $t
     /tmp/cch94jZR.s:1250   .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
     /tmp/cch94jZR.s:1290   .text.HAL_NVIC_DisableIRQ:00000030 $d
     /tmp/cch94jZR.s:1295   .text.HAL_NVIC_SystemReset:00000000 $t
     /tmp/cch94jZR.s:1301   .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
ARM GAS  /tmp/cch94jZR.s 			page 161


     /tmp/cch94jZR.s:1319   .text.HAL_SYSTICK_Config:00000000 $t
     /tmp/cch94jZR.s:1325   .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
     /tmp/cch94jZR.s:1356   .text.HAL_NVIC_GetPriorityGrouping:00000000 $t
     /tmp/cch94jZR.s:1362   .text.HAL_NVIC_GetPriorityGrouping:00000000 HAL_NVIC_GetPriorityGrouping
     /tmp/cch94jZR.s:1384   .text.HAL_NVIC_GetPriority:00000000 $t
     /tmp/cch94jZR.s:1390   .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
     /tmp/cch94jZR.s:1468   .text.HAL_NVIC_GetPriority:00000074 $d
     /tmp/cch94jZR.s:1473   .text.HAL_NVIC_SetPendingIRQ:00000000 $t
     /tmp/cch94jZR.s:1479   .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
     /tmp/cch94jZR.s:1519   .text.HAL_NVIC_SetPendingIRQ:00000030 $d
     /tmp/cch94jZR.s:1524   .text.HAL_NVIC_GetPendingIRQ:00000000 $t
     /tmp/cch94jZR.s:1530   .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
     /tmp/cch94jZR.s:1571   .text.HAL_NVIC_GetPendingIRQ:00000030 $d
     /tmp/cch94jZR.s:1576   .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
     /tmp/cch94jZR.s:1582   .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
     /tmp/cch94jZR.s:1622   .text.HAL_NVIC_ClearPendingIRQ:00000030 $d
     /tmp/cch94jZR.s:1627   .text.HAL_NVIC_GetActive:00000000 $t
     /tmp/cch94jZR.s:1633   .text.HAL_NVIC_GetActive:00000000 HAL_NVIC_GetActive
     /tmp/cch94jZR.s:1666   .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
     /tmp/cch94jZR.s:1672   .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/cch94jZR.s:1719   .text.HAL_SYSTICK_CLKSourceConfig:00000038 $d
     /tmp/cch94jZR.s:1725   .text.HAL_SYSTICK_IRQHandler:00000000 $t
     /tmp/cch94jZR.s:1731   .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
     /tmp/cch94jZR.s:1758   .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
     /tmp/cch94jZR.s:1752   .text.HAL_SYSTICK_Callback:00000000 $t
     /tmp/cch94jZR.s:1783   .text.HAL_CORTEX_ClearEvent:00000000 $t
     /tmp/cch94jZR.s:1789   .text.HAL_CORTEX_ClearEvent:00000000 HAL_CORTEX_ClearEvent
     /tmp/cch94jZR.s:1825   .text.HAL_MPU_Enable:00000000 $t
     /tmp/cch94jZR.s:1831   .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
     /tmp/cch94jZR.s:1913   .text.HAL_MPU_Enable:0000003c $d
     /tmp/cch94jZR.s:1919   .text.HAL_MPU_Enable_NS:00000000 $t
     /tmp/cch94jZR.s:1925   .text.HAL_MPU_Enable_NS:00000000 HAL_MPU_Enable_NS
     /tmp/cch94jZR.s:2007   .text.HAL_MPU_Enable_NS:0000003c $d
     /tmp/cch94jZR.s:2013   .text.HAL_MPU_Disable:00000000 $t
     /tmp/cch94jZR.s:2019   .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
     /tmp/cch94jZR.s:2096   .text.HAL_MPU_Disable:00000038 $d
     /tmp/cch94jZR.s:2102   .text.HAL_MPU_Disable_NS:00000000 $t
     /tmp/cch94jZR.s:2108   .text.HAL_MPU_Disable_NS:00000000 HAL_MPU_Disable_NS
     /tmp/cch94jZR.s:2185   .text.HAL_MPU_Disable_NS:00000038 $d
     /tmp/cch94jZR.s:2191   .text.HAL_MPU_EnableRegion:00000000 $t
     /tmp/cch94jZR.s:2197   .text.HAL_MPU_EnableRegion:00000000 HAL_MPU_EnableRegion
     /tmp/cch94jZR.s:2303   .text.HAL_MPU_EnableRegion:0000008c $d
     /tmp/cch94jZR.s:2309   .text.HAL_MPU_EnableRegion_NS:00000000 $t
     /tmp/cch94jZR.s:2315   .text.HAL_MPU_EnableRegion_NS:00000000 HAL_MPU_EnableRegion_NS
     /tmp/cch94jZR.s:2421   .text.HAL_MPU_EnableRegion_NS:0000008c $d
     /tmp/cch94jZR.s:2427   .text.HAL_MPU_DisableRegion:00000000 $t
     /tmp/cch94jZR.s:2433   .text.HAL_MPU_DisableRegion:00000000 HAL_MPU_DisableRegion
     /tmp/cch94jZR.s:2539   .text.HAL_MPU_DisableRegion:0000008c $d
     /tmp/cch94jZR.s:2545   .text.HAL_MPU_DisableRegion_NS:00000000 $t
     /tmp/cch94jZR.s:2551   .text.HAL_MPU_DisableRegion_NS:00000000 HAL_MPU_DisableRegion_NS
     /tmp/cch94jZR.s:2657   .text.HAL_MPU_DisableRegion_NS:0000008c $d
     /tmp/cch94jZR.s:2663   .text.HAL_MPU_ConfigRegion:00000000 $t
     /tmp/cch94jZR.s:2669   .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
     /tmp/cch94jZR.s:2832   .text.MPU_ConfigRegion:00000000 MPU_ConfigRegion
     /tmp/cch94jZR.s:2699   .text.HAL_MPU_ConfigRegion:00000018 $d
     /tmp/cch94jZR.s:2704   .text.HAL_MPU_ConfigRegion_NS:00000000 $t
     /tmp/cch94jZR.s:2710   .text.HAL_MPU_ConfigRegion_NS:00000000 HAL_MPU_ConfigRegion_NS
ARM GAS  /tmp/cch94jZR.s 			page 162


     /tmp/cch94jZR.s:2740   .text.HAL_MPU_ConfigRegion_NS:00000018 $d
     /tmp/cch94jZR.s:2745   .text.HAL_MPU_ConfigMemoryAttributes:00000000 $t
     /tmp/cch94jZR.s:2751   .text.HAL_MPU_ConfigMemoryAttributes:00000000 HAL_MPU_ConfigMemoryAttributes
     /tmp/cch94jZR.s:3156   .text.MPU_ConfigMemoryAttributes:00000000 MPU_ConfigMemoryAttributes
     /tmp/cch94jZR.s:2781   .text.HAL_MPU_ConfigMemoryAttributes:00000018 $d
     /tmp/cch94jZR.s:2786   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000000 $t
     /tmp/cch94jZR.s:2792   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000000 HAL_MPU_ConfigMemoryAttributes_NS
     /tmp/cch94jZR.s:2822   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000018 $d
     /tmp/cch94jZR.s:2827   .text.MPU_ConfigRegion:00000000 $t
     /tmp/cch94jZR.s:3146   .text.MPU_ConfigRegion:000001dc $d
     /tmp/cch94jZR.s:3151   .text.MPU_ConfigMemoryAttributes:00000000 $t
     /tmp/cch94jZR.s:3288   .text.MPU_ConfigMemoryAttributes:000000ac $d
                           .group:00000000 wm4.0.2a10773746a5c5ebb5552f50e466f80b
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.newlib.h.7.591ac1bd65c1f5b34864757667a05252
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.3a8f01490e8852464e9fcb69092e9c75
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
ARM GAS  /tmp/cch94jZR.s 			page 163


                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8

UNDEFINED SYMBOLS
assert_failed
