
---------- Begin Simulation Statistics ----------
final_tick                               104544498125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    462                       # Simulator instruction rate (inst/s)
host_mem_usage                               29687500                       # Number of bytes of host memory used
host_op_rate                                      475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                148396.96                       # Real time elapsed on the host
host_tick_rate                                 330889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68574137                       # Number of instructions simulated
sim_ops                                      70431770                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049103                       # Number of seconds simulated
sim_ticks                                 49102850625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.399282                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  252479                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               330473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4160                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23113                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            311174                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40796                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           49846                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9050                       # Number of indirect misses.
system.cpu.branchPred.lookups                  568033                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96836                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5597                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3148581                       # Number of instructions committed
system.cpu.committedOps                       3500407                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.812463                       # CPI: cycles per instruction
system.cpu.discardedOps                         65837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1828948                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            760046                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           353462                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7656714                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.262298                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4144                       # number of quiesce instructions executed
system.cpu.numCycles                         12003850                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4144                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2120978     60.59%     60.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9589      0.27%     60.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                 832515     23.78%     84.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                537325     15.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3500407                       # Class of committed instruction
system.cpu.quiesceCycles                     66560711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4347136                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1767444                       # Transaction distribution
system.membus.trans_dist::ReadResp            1786093                       # Transaction distribution
system.membus.trans_dist::WriteReq             913560                       # Transaction distribution
system.membus.trans_dist::WriteResp            913560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4044                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16270                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1834                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1835                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3857                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        67696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       101541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5277534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5277534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5423297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       947200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       947200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       619648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       749037                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    168879812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    168879812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               170576049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2704239                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000328                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018108                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2703352     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     887      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2704239                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6898950260                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85810125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43834343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16167500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78992413                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10820401929                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           74632250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1909248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1909248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3718539                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3718538                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        36246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        67696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       364784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10604544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10788864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3509                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3509                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11255573                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92393                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3869624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5835704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    169672704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    172621824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    179097517                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19103178375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         12327815                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          752                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15540521581                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9448586000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4004004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20020019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3003003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4004004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31031029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4004004                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3003003                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7007007                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4004004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20020019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7007007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7007007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38038036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56076                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203532                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1755                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149211                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3003003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7007007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10010009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3003003                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1142011                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4145014                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3003003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10010009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1142011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14155023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1763251                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1763243                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       875520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       875520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        59512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5210112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1766                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5277534                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1903544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166723584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    168879812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3217831                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3217831    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3217831                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7442926635                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9691696000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100336064                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24238192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1964640317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38705370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40040038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2043385725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40040038                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40101134                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80141172                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004680355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78806504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40040038                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2123526897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166461440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     53936128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    222167040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    115736576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    212074496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41615360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1685504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43356160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3616768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27701248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36036034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3390056542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1098431706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4524524283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1961961857                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2357023564                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4318985421                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36036034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5352018399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3455455271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8843509704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       947200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       950656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       947200                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       947200                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14800                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14854                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19290122                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70383                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19360505                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19290122                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19290122                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19290122                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70383                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19360505                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112787456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         360832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113207556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       258816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     53936128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56292096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1762304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1768884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4044                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       842752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             879564                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2296963508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1145921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7348494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2305519019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5270896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38705370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1098431706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4004004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1146411976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5270896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38766466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3395395214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4004004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1145921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7348494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3451930995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     29756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2602500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003096984250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3184564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             933719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1768888                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     879564                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1768888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   879564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2563                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             54980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            54960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            54974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54962                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57433589700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8831620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103799594700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32515.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58765.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2737                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1647150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  817462                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1768885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               879564                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1551284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7681                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       181288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.078814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.439840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.699038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5042      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5260      2.90%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2738      1.51%      7.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2558      1.41%      8.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3149      1.74%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2560      1.41%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3094      1.71%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2720      1.50%     14.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154167     85.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       181288                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     749.404328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1234.429795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1589     67.42%     67.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.13%     67.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     67.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.13%     67.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     67.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.25%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           93      3.95%     72.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.13%     72.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     72.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.08%     72.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          485     20.58%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.08%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      3.27%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.13%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.38%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.08%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           66      2.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     373.174798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     80.805207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    477.701965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1409     59.78%     59.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            66      2.80%     62.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.85%     63.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.34%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.17%     63.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.47%     64.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.17%     64.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.13%     65.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     65.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.08%     65.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.17%     65.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     65.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     65.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     65.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     65.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.64%     66.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          794     33.69%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1952-1983            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2357                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              113044736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  164032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56292672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113207812                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56292096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2302.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1146.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2305.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1146.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49102896750                       # Total gap between requests
system.mem_ctrls.avgGap                      18540.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112623872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56524                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       360320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       260736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     53934784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61096.249236344614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2293632051.224724769592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1151134.797278380953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7338066.841613230295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5309997.213629183359                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38705369.969546444714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1098404335.257470607758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4004003.789953080937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1762304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4044                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       842752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4622240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 103352882295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    209820830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    232269335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58833032870                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23123129755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 885173831655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2828525565                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77037.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58646.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    236551.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41204.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14548227.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    778661.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1050337.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    920744.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         89459926.199994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         62440064.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3212559975                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1222408812.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470083641.299900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     880692068.174940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     313283782.500017                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6250928270.325213                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        127.302757                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16034909020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2656290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30414229105                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8288                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10039119.359315                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23403957.200093                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1507702250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62942387500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41602110625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1133835                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1133835                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1133835                       # number of overall hits
system.cpu.icache.overall_hits::total         1133835                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14800                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14800                       # number of overall misses
system.cpu.icache.overall_misses::total         14800                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    643205000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    643205000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    643205000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    643205000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1148635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1148635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1148635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1148635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012885                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012885                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012885                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012885                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.797297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.797297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.797297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.797297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14800                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14800                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14800                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14800                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    620073750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    620073750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    620073750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    620073750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012885                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012885                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012885                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012885                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41896.875000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41896.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41896.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41896.875000                       # average overall mshr miss latency
system.cpu.icache.replacements                  14622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1133835                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1133835                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14800                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    643205000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    643205000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1148635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1148635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012885                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012885                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.797297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.797297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    620073750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    620073750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012885                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012885                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41896.875000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41896.875000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           371.229304                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2702469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            184.822117                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   371.229304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.725057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.725057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2312070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2312070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1331854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1331854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1331854                       # number of overall hits
system.cpu.dcache.overall_hits::total         1331854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7379                       # number of overall misses
system.cpu.dcache.overall_misses::total          7379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    541413250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    541413250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    541413250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    541413250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1339233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1339233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1339233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1339233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73372.171026                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73372.171026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73372.171026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73372.171026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4044                       # number of writebacks
system.cpu.dcache.writebacks::total              4044                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42233                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42233                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    419041750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    419041750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    419041750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    419041750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91118125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91118125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004249                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004249                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73632.358109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73632.358109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73632.358109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73632.358109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2157.510122                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2157.510122                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5692                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       836923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          836923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3864                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3864                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    296804875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    296804875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       840787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       840787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76812.855849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76812.855849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4193                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4193                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    290438125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    290438125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91118125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91118125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004587                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004587                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75301.562095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75301.562095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.010017                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.010017                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       494931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         494931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    244608375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    244608375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       498446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       498446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69589.864865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69589.864865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38040                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38040                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    128603625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128603625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70121.932933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70121.932933                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              171301                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.095046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5362624                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5362624                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104544498125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               104545731875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    462                       # Simulator instruction rate (inst/s)
host_mem_usage                               29687500                       # Number of bytes of host memory used
host_op_rate                                      475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                148397.80                       # Real time elapsed on the host
host_tick_rate                                 330895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68575635                       # Number of instructions simulated
sim_ops                                      70433619                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049104                       # Number of seconds simulated
sim_ticks                                 49104084375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.387234                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  252553                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               330622                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4160                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23129                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            311216                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40796                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           49846                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9050                       # Number of indirect misses.
system.cpu.branchPred.lookups                  568273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96908                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5597                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3150079                       # Number of instructions committed
system.cpu.committedOps                       3502256                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.811277                       # CPI: cycles per instruction
system.cpu.discardedOps                         65880                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1829886                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            760452                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           353607                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7656917                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.262379                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4144                       # number of quiesce instructions executed
system.cpu.numCycles                         12005824                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4144                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2122047     60.59%     60.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9589      0.27%     60.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.86% # Class of committed instruction
system.cpu.op_class_0::MemRead                 832943     23.78%     84.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                537676     15.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3502256                       # Class of committed instruction
system.cpu.quiesceCycles                     66560711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4348907                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40815                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1767554                       # Transaction distribution
system.membus.trans_dist::ReadResp            1786206                       # Transaction distribution
system.membus.trans_dist::WriteReq             913560                       # Transaction distribution
system.membus.trans_dist::WriteResp            913560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4044                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16271                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1834                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1835                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14801                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3858                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        67696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       101544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5277755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5277755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5423523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       947264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       947264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       619712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       749101                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    168886916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    168886916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               170583281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2704351                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000328                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018108                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2703464     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     887      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2704351                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6899063385                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85810125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43835343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16167500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78998163                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10821003874                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           74637250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1909248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1909248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3718759                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3718759                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        36246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        67696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       364784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10604544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10788864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11256014                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92393                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3869624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5835704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    169672704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    172621824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    179104557                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19103949375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         12328256                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          752                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15541181581                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9448807000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4003903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20019516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3002927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4003903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31030250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4003903                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3002927                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7006831                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4003903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20019516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7006831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7006831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38037080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63116                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       210572                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1975                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149431                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3002927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7006831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10009758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3002927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1285351                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4288279                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3002927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10009758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1285351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14298037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1763361                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1763354                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       875520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       875520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        59512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5210112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1987                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5277755                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1903544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166723584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    168886916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3217941                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3217941    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3217941                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7443036635                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9692251000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100336064                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24238192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1964590955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38704397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40039032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2043334384                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40039032                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40100127                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80139158                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004629987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78804524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40039032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2123473543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166461440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     53936128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    222167040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    115736576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    212074496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41615360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1685504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43356160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3616768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27701248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36035129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3389971366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1098404108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4524410603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1961912562                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2356964344                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4318876906                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36035129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5351883929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3455368452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8843287509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       947264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       950720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       947264                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       947264                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14801                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14855                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19290941                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70381                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19361322                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19290941                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19290941                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19290941                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70381                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19361322                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112787456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         360896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113214724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       258816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     53936128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56292096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1762304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1768996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4044                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       842752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             879564                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2296905796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1290565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7349613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2305607068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5270763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38704397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1098404108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4003903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1146383172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5270763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38765492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3395309904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4003903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1290565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7349613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3451990240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     29756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2602500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003096984250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3184762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             933719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1768999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     879564                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1768999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   879564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2563                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             54980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            54960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            54974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54962                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57436843310                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8832180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103805788310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32515.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58765.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2737                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1647254                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  817462                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1768996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               879564                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1551374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7681                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       181295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.076991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.432933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.703450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5043      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5260      2.90%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2738      1.51%      7.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2558      1.41%      8.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3149      1.74%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2560      1.41%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3094      1.71%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2720      1.50%     14.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154173     85.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       181295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     749.404328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1234.429795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1589     67.42%     67.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.13%     67.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     67.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.13%     67.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     67.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.25%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           93      3.95%     72.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.13%     72.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     72.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.08%     72.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          485     20.58%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.08%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      3.27%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.13%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.38%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.08%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           66      2.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     373.174798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     80.805207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    477.701965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1409     59.78%     59.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            66      2.80%     62.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.85%     63.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.34%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.17%     63.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.47%     64.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.17%     64.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.13%     65.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     65.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.08%     65.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.17%     65.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     65.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     65.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     65.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     65.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.64%     66.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          794     33.69%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1952-1983            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2357                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              113051904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  164032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56292672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113214916                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56292096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2302.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1146.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2305.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1146.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49104125750                       # Total gap between requests
system.mem_ctrls.avgGap                      18539.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112623872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        63628                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       360384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       260736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     53934784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61094.714180789568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2293574423.257943153381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1295778.157965092920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7339185.825109888799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5309863.798880782910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38704397.489338174462                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1098376737.627540826797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4003903.188552225009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1762304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4044                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       842752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4622240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 103352882295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    215952190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    232331585                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58833032870                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23123129755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 885173831655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2828525565                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77037.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58646.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    216602.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41208.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14548227.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    778661.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1050337.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    920744.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         89464367.024994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         62442475.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3212765493.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1222408812.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470083641.299900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     880725416.437440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     313283782.500017                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6251173988.962713                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        127.304563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16034909020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2656290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30415462855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8288                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10039119.359315                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23403957.200093                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1507702250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62943621250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41602110625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1134312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1134312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1134312                       # number of overall hits
system.cpu.icache.overall_hits::total         1134312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14801                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14801                       # number of overall misses
system.cpu.icache.overall_misses::total         14801                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    643247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    643247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    643247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    643247500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1149113                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1149113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1149113                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1149113                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012880                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012880                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012880                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012880                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.732451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.732451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.732451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.732451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14801                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14801                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14801                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14801                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    620115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    620115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    620115000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    620115000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012880                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012880                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012880                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012880                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41896.831295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41896.831295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41896.831295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41896.831295                       # average overall mshr miss latency
system.cpu.icache.replacements                  14622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1134312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1134312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14801                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    643247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    643247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1149113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1149113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.732451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.732451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14801                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14801                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    620115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    620115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41896.831295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41896.831295                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           371.229448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21921906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1461.557837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   371.229448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.725058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.725058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2313027                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2313027                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1332648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1332648                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1332648                       # number of overall hits
system.cpu.dcache.overall_hits::total         1332648                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7380                       # number of overall misses
system.cpu.dcache.overall_misses::total          7380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    541510125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    541510125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    541510125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    541510125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1340028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1340028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1340028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1340028                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005507                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73375.355691                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73375.355691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73375.355691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73375.355691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4044                       # number of writebacks
system.cpu.dcache.writebacks::total              4044                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42233                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42233                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    419136875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    419136875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    419136875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    419136875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91118125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91118125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004248                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004248                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004248                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73636.134048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73636.134048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73636.134048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73636.134048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2157.510122                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2157.510122                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5693                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       837366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          837366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    296901750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    296901750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       841231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       841231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76818.046572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76818.046572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4193                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4193                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    290533250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    290533250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91118125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91118125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75306.700363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75306.700363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.010017                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.010017                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       495282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         495282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    244608375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    244608375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       498797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       498797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69589.864865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69589.864865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38040                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38040                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    128603625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128603625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70121.932933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70121.932933                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1340940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6205                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            216.106366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5365805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5365805                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104545731875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
