Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba187a9808ce46aab837d127da7d475c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot adder_32b_tb_behav xil_defaultlib.adder_32b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.pg_calculation [pg_calculation_default]
Compiling architecture behavioral of entity xil_defaultlib.carry_calculation [carry_calculation_default]
Compiling architecture behavioral of entity xil_defaultlib.sum_calculation [sum_calculation_default]
Compiling architecture behavioral of entity xil_defaultlib.BrentKung_adder [brentkung_adder_default]
Compiling architecture test of entity xil_defaultlib.adder_32b_tb
Built simulation snapshot adder_32b_tb_behav
