read_verilog -sv cb.v
#read_liberty -lib ./osu018_stdcells.lib #lib
proc
#flatten
synth -auto-top
write_verilog synth_cb.v
dfflibmap -liberty ./osu018_stdcells.lib
abc -D 5000 -liberty ./osu018_stdcells.lib
stat -liberty ./osu018_stdcells.lib
write_verilog cb_s.v
#show
show -viewer gvedit # for windows user