
`timescale 1ns / 1ps
module start(pixel_x, pixel_y, display,v17_pin);
    input [9:0] pixel_x;
    input [9:0] pixel_y;
    input wire v17_pin;
    output display;

  reg [0:29] startup [29:0];
  
  wire [5:0] x = pixel_x[9:4] - 5;
  wire [5:0] y = pixel_y[9:4];
  assign display = startup[y][x];
  
  initial begin
    startup[0]  = 30'b111111111111111111111111111111; 
    startup[1]  = 30'b100000000000000000000000000001; 
    startup[2]  = 30'b100000000000000000000000000001; 
    startup[3]  = 30'b100000000000000000000000000001; 
    startup[4]  = 30'b100000000000000000000000000001; 
    startup[5]  = 30'b100000000000000000000000000001; 
    startup[6]  = 30'b100000000000000000000000000001; 
    startup[7]  = 30'b100000000000000000000000000001; 
    startup[8]  = 30'b100000000000000000000000000001; 
    startup[9]  = 30'b100000000000000000000000000001; 
    startup[10] = 30'b100000000000000000000000000001; 
    startup[11] = 30'b100000000000000000000000000001; 
    startup[12] = 30'b100000000000000000000000000001; 
    startup[13] = 30'b100000000000000000000000000001; 
    startup[14] = 30'b100000000000000000000000000001;
    startup[15] = 30'b100000000000000000000000000001;
    startup[16] = 30'b100000111011101110111001110001; 
    startup[17] = 30'b100000100001001010100100100001; 
    startup[18] = 30'b100000111001001110111000100001; 
    startup[19] = 30'b100000001001001010100100100001; 
    startup[20] = 30'b100000111001001010100100100001; 
    startup[21] = 30'b100000000000000000000000000001; 
    startup[22] = 30'b100000000000000000000000000001; 
    startup[23] = 30'b100000000000000000000000000001; 
    startup[24] = 30'b100000000000000000000000000001; 
    startup[25] = 30'b100000000000000000000000000001; 
    startup[26] = 30'b100000000000000000000000000001; 
    startup[27] = 30'b100000000000000000000000000001; 
    startup[28] = 30'b100000000000000000000000000001; 
    startup[29] = 30'b111111111111111111111111111111; 
  end
endmodule