NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v4.sv","mvau_tb_v4.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v4.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[216,0,3,"Module","Module"],[217,0,5,"<span class=\"Qualifier\">mvau_tb_v4.</span>&#8203;sv (testbench)","mvau_tb_v4.sv"],[218,0,3,"Signals","Signals"],[219,0,6,"aresetn","aresetn"],[220,0,6,"rready","rready"],[221,0,6,"wready","wready"],[222,0,6,"out_v","out_v"],[223,0,6,"out","out"],[224,0,6,"out_packed","out_packed"],[225,0,6,"in_v","in_v"],[226,0,6,"in_mat","in_mat"],[227,0,6,"in","in"],[228,0,6,"mvau_beh","mvau_beh"],[229,0,6,"test_count","test_count"],[230,0,6,"latency","latency"],[231,0,6,"sim_start","sim_start"],[232,0,6,"do_comp","do_comp"],[233,0,6,"A number of counters to control input generation","A_number_of_counters_to_control_input_generation"],[234,0,3,"Initial blocks","Initial_blocks"],[235,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[236,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[237,0,0,"CLK_GEN","CLK_GEN"],[238,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[239,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[240,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[241,0,2,"CALC_LATENCY","CALC_LATENCY"],[242,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[243,0,1,"Input Ready","Input_Ready"],[244,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[245,0,0,"DELAY_COUNTER","DELAY_COUNTER"],[246,0,0,"Counters","Counters"],[247,0,0,"INP_GEN","INP_GEN"],[248,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[249,0,2,"INP_V_GEN","INP_V_GEN"]]);