{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 10:52:22 2017 " "Info: Processing started: Thu Sep 21 10:52:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] register regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\] 164.47 MHz 6.08 ns Internal " "Info: Clock \"clk\" has Internal fmax of 164.47 MHz between source register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 6.08 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.841 ns + Longest register register " "Info: + Longest register to register delay is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X37_Y18_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.620 ns) 1.250 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1 2 COMB LCCOMB_X36_Y18_N14 2 " "Info: 2: + IC(0.630 ns) + CELL(0.620 ns) = 1.250 ns; Loc. = LCCOMB_X36_Y18_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.330 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3 3 COMB LCCOMB_X36_Y18_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.330 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.788 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~4 4 COMB LCCOMB_X36_Y18_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 1.788 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.322 ns) 2.901 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2 5 COMB LCCOMB_X35_Y18_N18 1 " "Info: 5: + IC(0.791 ns) + CELL(0.322 ns) = 2.901 ns; Loc. = LCCOMB_X35_Y18_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.178 ns) 3.607 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3 6 COMB LCCOMB_X36_Y18_N6 1 " "Info: 6: + IC(0.528 ns) + CELL(0.178 ns) = 3.607 ns; Loc. = LCCOMB_X36_Y18_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.178 ns) 4.594 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4 7 COMB LCCOMB_X32_Y18_N0 6 " "Info: 7: + IC(0.809 ns) + CELL(0.178 ns) = 4.594 ns; Loc. = LCCOMB_X32_Y18_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.413 ns) 5.841 ns regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\] 8 REG LCFF_X35_Y18_N17 1 " "Info: 8: + IC(0.834 ns) + CELL(0.413 ns) = 5.841 ns; Loc. = LCFF_X35_Y18_N17; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.249 ns ( 38.50 % ) " "Info: Total cell delay = 2.249 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 61.50 % ) " "Info: Total interconnect delay = 3.592 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.791ns 0.528ns 0.809ns 0.834ns } { 0.000ns 0.620ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X35_Y18_N17 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X35_Y18_N17; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X37_Y18_N7 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.791ns 0.528ns 0.809ns 0.834ns } { 0.000ns 0.620ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\] ALU_sel\[1\] clk 9.190 ns register " "Info: tsu for register \"regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"ALU_sel\[1\]\", clock pin = \"clk\") is 9.190 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.082 ns + Longest pin register " "Info: + Longest pin to register delay is 12.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns ALU_sel\[1\] 1 PIN PIN_B15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B15; Fanout = 6; PIN Node = 'ALU_sel\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1000 1136 1304 1016 "ALU_sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.764 ns) + CELL(0.461 ns) 7.058 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5 2 COMB LCCOMB_X34_Y18_N6 5 " "Info: 2: + IC(5.764 ns) + CELL(0.461 ns) = 7.058 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 5; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.516 ns) 9.482 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2 3 COMB LCCOMB_X37_Y18_N10 1 " "Info: 3: + IC(1.908 ns) + CELL(0.516 ns) = 9.482 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 9.949 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3 4 COMB LCCOMB_X37_Y18_N12 1 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 9.949 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 10.921 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4 5 COMB LCCOMB_X34_Y18_N14 6 " "Info: 5: + IC(0.794 ns) + CELL(0.178 ns) = 10.921 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.178 ns) 11.986 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder 6 COMB LCCOMB_X35_Y18_N22 1 " "Info: 6: + IC(0.887 ns) + CELL(0.178 ns) = 11.986 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 1; COMB Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.082 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X35_Y18_N23 1 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 12.082 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5]~feeder regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 20.20 % ) " "Info: Total cell delay = 2.440 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.642 ns ( 79.80 % ) " "Info: Total interconnect delay = 9.642 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.082 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5]~feeder regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.082 ns" { ALU_sel[1] {} ALU_sel[1]~combout {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5]~feeder {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.764ns 1.908ns 0.289ns 0.794ns 0.887ns 0.000ns } { 0.000ns 0.833ns 0.461ns 0.516ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X35_Y18_N23 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.082 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5]~feeder regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.082 ns" { ALU_sel[1] {} ALU_sel[1]~combout {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5]~feeder {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.764ns 1.908ns 0.289ns 0.794ns 0.887ns 0.000ns } { 0.000ns 0.833ns 0.461ns 0.516ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[5\] ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 12.313 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[5\]\" through register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 12.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X37_Y18_N7 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.182 ns + Longest register pin " "Info: + Longest register to pin delay is 9.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X37_Y18_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.620 ns) 1.250 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1 2 COMB LCCOMB_X36_Y18_N14 2 " "Info: 2: + IC(0.630 ns) + CELL(0.620 ns) = 1.250 ns; Loc. = LCCOMB_X36_Y18_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.330 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3 3 COMB LCCOMB_X36_Y18_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.330 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.410 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~5 4 COMB LCCOMB_X36_Y18_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.410 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.490 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~7 5 COMB LCCOMB_X36_Y18_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.490 ns; Loc. = LCCOMB_X36_Y18_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.570 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~9 6 COMB LCCOMB_X36_Y18_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.570 ns; Loc. = LCCOMB_X36_Y18_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.028 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~10 7 COMB LCCOMB_X36_Y18_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 2.028 ns; Loc. = LCCOMB_X36_Y18_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~10'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.178 ns) 3.005 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2 8 COMB LCCOMB_X37_Y18_N10 1 " "Info: 8: + IC(0.799 ns) + CELL(0.178 ns) = 3.005 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 3.472 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3 9 COMB LCCOMB_X37_Y18_N12 1 " "Info: 9: + IC(0.289 ns) + CELL(0.178 ns) = 3.472 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 4.444 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4 10 COMB LCCOMB_X34_Y18_N14 6 " "Info: 10: + IC(0.794 ns) + CELL(0.178 ns) = 4.444 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(2.986 ns) 9.182 ns result\[5\] 11 PIN PIN_F14 0 " "Info: 11: + IC(1.752 ns) + CELL(2.986 ns) = 9.182 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'result\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 1912 2088 776 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.918 ns ( 53.56 % ) " "Info: Total cell delay = 4.918 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 46.44 % ) " "Info: Total interconnect delay = 4.264 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} result[5] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.799ns 0.289ns 0.794ns 1.752ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} result[5] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.799ns 0.289ns 0.794ns 1.752ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ALU_sel\[1\] result\[5\] 15.659 ns Longest " "Info: Longest tpd from source pin \"ALU_sel\[1\]\" to destination pin \"result\[5\]\" is 15.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns ALU_sel\[1\] 1 PIN PIN_B15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B15; Fanout = 6; PIN Node = 'ALU_sel\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1000 1136 1304 1016 "ALU_sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.764 ns) + CELL(0.461 ns) 7.058 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5 2 COMB LCCOMB_X34_Y18_N6 5 " "Info: 2: + IC(5.764 ns) + CELL(0.461 ns) = 7.058 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 5; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.516 ns) 9.482 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2 3 COMB LCCOMB_X37_Y18_N10 1 " "Info: 3: + IC(1.908 ns) + CELL(0.516 ns) = 9.482 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 9.949 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3 4 COMB LCCOMB_X37_Y18_N12 1 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 9.949 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 10.921 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4 5 COMB LCCOMB_X34_Y18_N14 6 " "Info: 5: + IC(0.794 ns) + CELL(0.178 ns) = 10.921 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(2.986 ns) 15.659 ns result\[5\] 6 PIN PIN_F14 0 " "Info: 6: + IC(1.752 ns) + CELL(2.986 ns) = 15.659 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'result\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 1912 2088 776 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.152 ns ( 32.90 % ) " "Info: Total cell delay = 5.152 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.507 ns ( 67.10 % ) " "Info: Total interconnect delay = 10.507 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "15.659 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "15.659 ns" { ALU_sel[1] {} ALU_sel[1]~combout {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} result[5] {} } { 0.000ns 0.000ns 5.764ns 1.908ns 0.289ns 0.794ns 1.752ns } { 0.000ns 0.833ns 0.461ns 0.516ns 0.178ns 0.178ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] ALU_sel18\[2\] clk -3.663 ns register " "Info: th for register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"ALU_sel18\[2\]\", clock pin = \"clk\") is -3.663 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X36_Y18_N31 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X36_Y18_N31; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.803 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ALU_sel18\[2\] 1 PIN PIN_J15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J15; Fanout = 13; PIN Node = 'ALU_sel18\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel18[2] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1016 1136 1304 1032 "ALU_sel18\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.665 ns) + CELL(0.178 ns) 6.707 ns regs:inst17\|lpm_mux4:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~2 2 COMB LCCOMB_X36_Y18_N30 2 " "Info: 2: + IC(5.665 ns) + CELL(0.178 ns) = 6.707 ns; Loc. = LCCOMB_X36_Y18_N30; Fanout = 2; COMB Node = 'regs:inst17\|lpm_mux4:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { ALU_sel18[2] regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.803 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X36_Y18_N31 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.803 ns; Loc. = LCFF_X36_Y18_N31; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 16.73 % ) " "Info: Total cell delay = 1.138 ns ( 16.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 83.27 % ) " "Info: Total interconnect delay = 5.665 ns ( 83.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { ALU_sel18[2] regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { ALU_sel18[2] {} ALU_sel18[2]~combout {} regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 5.665ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { ALU_sel18[2] regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { ALU_sel18[2] {} ALU_sel18[2]~combout {} regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 5.665ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 10:52:22 2017 " "Info: Processing ended: Thu Sep 21 10:52:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
