(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "mainController")
  (DATE "Fri Jun 01 14:38:39 2012")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "O.76xd")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>9_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<7\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (631:631:1017)(631:631:1017))
          (PORT ADR3 (485:485:804)(485:485:804))
          (PORT ADR1 (934:934:1555)(934:934:1555))
          (PORT ADR5 (187:187:353)(187:187:353))
          (PORT ADR4 (226:226:451)(226:226:451))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_xor\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<6\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (492:492:920)(492:492:920))
          (PORT ADR2 (485:485:799)(485:485:799))
          (PORT ADR0 (488:488:846)(488:488:846))
          (PORT ADR1 (400:400:643)(400:400:643))
          (PORT ADR4 (224:224:435)(224:224:435))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_911\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (504:504:859)(504:504:859))
          (PORT ADR4 (451:451:766)(451:451:766))
          (PORT ADR5 (328:328:603)(328:328:603))
          (PORT ADR2 (330:330:560)(330:330:560))
          (PORT ADR3 (284:284:525)(284:284:525))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (427:427:743)(427:427:743))
          (PORT ADR5 (328:328:603)(328:328:603))
          (PORT ADR3 (350:350:647)(350:350:647))
          (PORT ADR2 (316:316:533)(316:316:533))
          (PORT ADR0 (414:414:698)(414:414:698))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (458:613:843)(458:613:843))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1132:1273:1858)(1132:1273:1858))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_839\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (457:612:842)(457:612:842))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1145:1287:1872)(1145:1287:1872))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw2\/Mcount_ctr_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:198)(69:69:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_840\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (460:594:824)(460:594:824))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1177:1321:1906)(1177:1321:1906))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_841\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (460:633:863)(460:633:863))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1156:1310:1895)(1156:1310:1895))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/Mcount_ctr_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_139\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (362:517:683)(362:517:683))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1118:1259:1832)(1118:1259:1832))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_835\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (361:516:682)(361:516:682))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1131:1273:1846)(1131:1273:1846))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw2\/Mcount_ctr_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_836\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (364:498:664)(364:498:664))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1163:1307:1880)(1163:1307:1880))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_837\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (364:537:703)(364:537:703))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1142:1296:1869)(1142:1296:1869))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_838\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (394:549:689)(394:549:689))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1021:1162:1671)(1021:1162:1671))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (191:191:372)(191:191:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_831\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (393:548:688)(393:548:688))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1034:1176:1685)(1034:1176:1685))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw2\/Mcount_ctr_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_832\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (396:530:670)(396:530:670))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1066:1210:1719)(1066:1210:1719))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_833\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (396:569:709)(396:569:709))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1045:1199:1708)(1045:1199:1708))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (182:182:343)(182:182:343))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_834\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (518:673:877)(518:673:877))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (873:1014:1426)(873:1014:1426))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (26:26:128)(26:26:128))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (517:672:876)(517:672:876))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (886:1028:1440)(886:1028:1440))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw2\/Mcount_ctr_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_828\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (520:654:858)(520:654:858))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (918:1062:1474)(918:1062:1474))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_829\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw2\/ctr_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (520:693:897)(520:693:897))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (897:1051:1463)(897:1051:1463))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/ctr\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_830\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:862)(484:484:862))
          (PORT ADR1 (684:684:1038)(684:684:1038))
          (PORT ADR2 (582:582:969)(582:582:969))
          (PORT ADR3 (517:517:858)(517:517:858))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (484:484:862)(484:484:862))
          (PORT ADR1 (684:684:1038)(684:684:1038))
          (PORT ADR2 (582:582:969)(582:582:969))
          (PORT ADR3 (517:517:858)(517:517:858))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (535:535:1005)(535:535:1005))
          (PORT ADR1 (656:656:1070)(656:656:1070))
          (PORT ADR4 (493:493:781)(493:493:781))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (535:535:1005)(535:535:1005))
          (PORT ADR1 (656:656:1070)(656:656:1070))
          (PORT ADR4 (493:493:781)(493:493:781))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lut\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (429:429:759)(429:429:759))
          (PORT ADR2 (492:492:829)(492:492:829))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lutdi11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (429:429:759)(429:429:759))
          (PORT ADR2 (492:492:829)(492:492:829))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (553:553:886)(553:553:886))
          (PORT ADR0 (577:577:950)(577:577:950))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (553:553:886)(553:553:886))
          (PORT ADR0 (577:577:950)(577:577:950))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_cy\<4\>\/HDMI\/timing_inst\/Mcompar_hblnk_cy\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_cy\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (640:640:1077)(640:640:1077))
          (PORT ADR3 (374:374:605)(374:374:605))
          (PORT ADR1 (637:637:1034)(637:637:1034))
          (PORT ADR2 (664:664:1072)(664:664:1072))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hblnk_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (640:640:1077)(640:640:1077))
          (PORT ADR3 (374:374:605)(374:374:605))
          (PORT ADR1 (637:637:1034)(637:637:1034))
          (PORT ADR2 (664:664:1072)(664:664:1072))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/v1\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (372:372:652)(372:372:652))
          (PORT ADR4 (493:493:793)(493:493:793))
          (PORT ADR0 (470:470:807)(470:470:807))
          (PORT ADR3 (524:524:865)(524:524:865))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_9\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/gmux\.gm\[3\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/v1\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (256:256:512)(256:256:512))
          (PORT ADR0 (657:657:1053)(657:657:1053))
          (PORT ADR2 (392:392:686)(392:392:686))
          (PORT ADR1 (529:529:793)(529:529:793))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_10\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/v1\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (394:394:745)(394:394:745))
          (PORT ADR1 (642:642:993)(642:642:993))
          (PORT ADR3 (230:230:464)(230:230:464))
          (PORT ADR4 (346:346:560)(346:346:560))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_11\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/v1\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (270:270:527)(270:270:527))
          (PORT ADR3 (517:517:810)(517:517:810))
          (PORT ADR0 (383:383:669)(383:383:669))
          (PORT ADR4 (478:478:802)(478:478:802))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_12\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/comp1\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/comp1_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/gmux\.gm\[6\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/v1\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (348:348:621)(348:348:621))
          (PORT ADR1 (647:647:1013)(647:647:1013))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_13\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/v1\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (387:387:642)(387:387:642))
          (PORT ADR3 (518:518:863)(518:518:863))
          (PORT ADR2 (178:178:378)(178:178:378))
          (PORT ADR4 (464:464:780)(464:464:780))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_7\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c1\/v1\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (114:114:288)(114:114:288))
          (PORT ADR1 (646:646:1022)(646:646:1022))
          (PORT ADR0 (398:398:646)(398:398:646))
          (PORT ADR2 (472:472:795)(472:472:795))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_8\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (239:239:444)(239:239:444))
          (PORT ADR5 (714:714:1193)(714:714:1193))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (239:239:553)(239:239:553))
          (PORT ADR4 (430:430:735)(430:430:735))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (151:151:332)(151:151:332))
          (PORT ADR4 (427:427:725)(427:427:725))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (386:386:667)(386:386:667))
          (PORT ADR4 (864:864:1395)(864:864:1395))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Up\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1907:1907:3102)(1907:1907:3102))
          (PORT ADR3 (890:890:1457)(890:890:1457))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (216:216:421)(216:216:421))
          (PORT ADR5 (1081:1081:1800)(1081:1081:1800))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (215:215:413)(215:215:413))
          (PORT ADR3 (1373:1373:2095)(1373:1373:2095))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (162:162:340)(162:162:340))
          (PORT ADR2 (924:924:1539)(924:924:1539))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/v1\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (490:490:788)(490:490:788))
          (PORT ADR1 (472:472:810)(472:472:810))
          (PORT ADR3 (391:391:602)(391:391:602))
          (PORT ADR4 (180:180:402)(180:180:402))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_16\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/gmux\.gm\[3\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/v1\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (587:587:1041)(587:587:1041))
          (PORT ADR2 (491:491:839)(491:491:839))
          (PORT ADR1 (645:645:1003)(645:645:1003))
          (PORT ADR0 (371:371:657)(371:371:657))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_17\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/v1\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (535:535:873)(535:535:873))
          (PORT ADR1 (354:354:646)(354:354:646))
          (PORT ADR2 (450:450:701)(450:450:701))
          (PORT ADR4 (196:196:397)(196:196:397))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_18\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/v1\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (540:540:827)(540:540:827))
          (PORT ADR2 (439:439:701)(439:439:701))
          (PORT ADR3 (223:223:429)(223:223:429))
          (PORT ADR1 (404:404:646)(404:404:646))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_19\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/comp2\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/comp2_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/gmux\.gm\[6\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/v1\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (635:635:1001)(635:635:1001))
          (PORT ADR2 (305:305:529)(305:305:529))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_20\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/v1\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (655:655:1046)(655:655:1046))
          (PORT ADR3 (382:382:718)(382:382:718))
          (PORT ADR2 (579:579:927)(579:579:927))
          (PORT ADR4 (223:223:425)(223:223:425))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_14\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/c2\/v1\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (466:466:771)(466:466:771))
          (PORT ADR0 (527:527:847)(527:527:847))
          (PORT ADR1 (645:645:994)(645:645:994))
          (PORT ADR3 (222:222:443)(222:222:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_15\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (871:871:1379)(871:871:1379))
          (PORT ADR2 (265:265:475)(265:265:475))
          (PORT ADR1 (878:878:1373)(878:878:1373))
          (PORT ADR4 (197:197:407)(197:197:407))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (871:871:1379)(871:871:1379))
          (PORT ADR2 (265:265:475)(265:265:475))
          (PORT ADR1 (878:878:1373)(878:878:1373))
          (PORT ADR4 (197:197:407)(197:197:407))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (657:657:1047)(657:657:1047))
          (PORT ADR2 (284:284:503)(284:284:503))
          (PORT ADR3 (536:536:847)(536:536:847))
          (PORT ADR4 (252:252:514)(252:252:514))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (657:657:1047)(657:657:1047))
          (PORT ADR2 (284:284:503)(284:284:503))
          (PORT ADR3 (536:536:847)(536:536:847))
          (PORT ADR4 (252:252:514)(252:252:514))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (428:428:730)(428:428:730))
          (PORT ADR1 (596:596:997)(596:596:997))
          (PORT ADR2 (288:288:564)(288:288:564))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (428:428:730)(428:428:730))
          (PORT ADR1 (596:596:997)(596:596:997))
          (PORT ADR2 (288:288:564)(288:288:564))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (637:637:1020)(637:637:1020))
          (PORT ADR3 (491:491:834)(491:491:834))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lutdi6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (637:637:1020)(637:637:1020))
          (PORT ADR3 (491:491:834)(491:491:834))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (180:180:408)(180:180:408))
          (PORT ADR2 (536:536:922)(536:536:922))
          (PORT ADR1 (383:383:660)(383:383:660))
          (PORT ADR3 (739:739:1244)(739:739:1244))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (180:180:408)(180:180:408))
          (PORT ADR2 (536:536:922)(536:536:922))
          (PORT ADR1 (383:383:660)(383:383:660))
          (PORT ADR3 (739:739:1244)(739:739:1244))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (623:623:1160)(623:623:1160))
          (PORT ADR2 (457:457:785)(457:457:785))
          (PORT ADR1 (745:745:1208)(745:745:1208))
          (PORT ADR0 (630:630:1067)(630:630:1067))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (623:623:1160)(623:623:1160))
          (PORT ADR2 (457:457:785)(457:457:785))
          (PORT ADR1 (745:745:1208)(745:745:1208))
          (PORT ADR0 (630:630:1067)(630:630:1067))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (213:213:415)(213:213:415))
          (PORT ADR3 (390:390:715)(390:390:715))
          (PORT ADR1 (502:502:873)(502:502:873))
          (PORT ADR2 (437:437:785)(437:437:785))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (213:213:415)(213:213:415))
          (PORT ADR3 (390:390:715)(390:390:715))
          (PORT ADR1 (502:502:873)(502:502:873))
          (PORT ADR2 (437:437:785)(437:437:785))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (651:651:1073)(651:651:1073))
          (PORT ADR3 (772:772:1312)(772:772:1312))
          (PORT ADR1 (498:498:826)(498:498:826))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (772:772:1312)(772:772:1312))
          (PORT ADR1 (498:498:826)(498:498:826))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_cy\<4\>\/HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_cy\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_cy\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (321:321:622)(321:321:622))
          (PORT ADR1 (517:517:866)(517:517:866))
          (PORT ADR0 (481:481:829)(481:481:829))
          (PORT ADR4 (334:334:644)(334:334:644))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_veblnk\[10\]_vpos_cnt\[10\]_LessThan_12_o_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (321:321:622)(321:321:622))
          (PORT ADR1 (517:517:866)(517:517:866))
          (PORT ADR0 (481:481:829)(481:481:829))
          (PORT ADR4 (334:334:644)(334:334:644))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (459:614:844)(459:614:844))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (834:975:1508)(834:975:1508))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_823\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (458:613:843)(458:613:843))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (847:989:1522)(847:989:1522))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw3\/Mcount_ctr_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:198)(69:69:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_824\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (461:595:825)(461:595:825))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (879:1023:1556)(879:1023:1556))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_825\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (461:634:864)(461:634:864))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (858:1012:1545)(858:1012:1545))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/Mcount_ctr_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_132\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (491:646:850)(491:646:850))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (882:1023:1529)(882:1023:1529))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_819\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (490:645:849)(490:645:849))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (895:1037:1543)(895:1037:1543))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw3\/Mcount_ctr_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_820\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (493:627:831)(493:627:831))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (927:1071:1577)(927:1071:1577))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_821\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (493:666:870)(493:666:870))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (906:1060:1566)(906:1060:1566))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_822\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (389:544:684)(389:544:684))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (780:921:1363)(780:921:1363))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (191:191:372)(191:191:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_815\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (388:543:683)(388:543:683))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (793:935:1377)(793:935:1377))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw3\/Mcount_ctr_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_816\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (391:525:665)(391:525:665))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (825:969:1411)(825:969:1411))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_817\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (391:564:704)(391:564:704))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (804:958:1400)(804:958:1400))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (182:182:343)(182:182:343))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_818\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (486:641:845)(486:641:845))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (678:819:1197)(678:819:1197))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (26:26:128)(26:26:128))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (485:640:844)(485:640:844))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (691:833:1211)(691:833:1211))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw3\/Mcount_ctr_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_812\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (488:622:826)(488:622:826))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (723:867:1245)(723:867:1245))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_813\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw3\/ctr_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (488:661:865)(488:661:865))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (702:856:1234)(702:856:1234))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/ctr\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_814\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_cy\<3\>\/HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (112:159:159)(112:159:159))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (342:342:608)(342:342:608))
          (PORT ADR2 (253:253:475)(253:253:475))
          (PORT ADR0 (582:582:979)(582:582:979))
          (PORT ADR1 (384:384:647)(384:384:647))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (342:342:608)(342:342:608))
          (PORT ADR2 (253:253:475)(253:253:475))
          (PORT ADR0 (582:582:979)(582:582:979))
          (PORT ADR1 (384:384:647)(384:384:647))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (345:345:720)(345:345:720))
          (PORT ADR4 (217:217:446)(217:217:446))
          (PORT ADR0 (576:576:983)(576:576:983))
          (PORT ADR2 (382:382:672)(382:382:672))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (345:345:720)(345:345:720))
          (PORT ADR4 (217:217:446)(217:217:446))
          (PORT ADR0 (576:576:983)(576:576:983))
          (PORT ADR2 (382:382:672)(382:382:672))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (298:298:540)(298:298:540))
          (PORT ADR4 (768:768:1285)(768:768:1285))
          (PORT ADR3 (362:362:661)(362:362:661))
          (PORT ADR1 (379:379:674)(379:379:674))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (298:298:540)(298:298:540))
          (PORT ADR4 (768:768:1285)(768:768:1285))
          (PORT ADR3 (362:362:661)(362:362:661))
          (PORT ADR1 (379:379:674)(379:379:674))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (308:308:545)(308:308:545))
          (PORT ADR3 (240:240:458)(240:240:458))
          (PORT ADR1 (329:329:561)(329:329:561))
          (PORT ADR2 (367:367:648)(367:367:648))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_vssync\[10\]_vcount\[10\]_LessThan_19_o_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (240:240:458)(240:240:458))
          (PORT ADR1 (329:329:561)(329:329:561))
          (PORT ADR2 (367:367:648)(367:367:648))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (599:740:1082)(599:740:1082))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (480:480:842)(480:480:842))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_903\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (612:754:1096)(612:754:1096))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcount_hpos_cnt_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (92:92:221)(92:92:221))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_904\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (644:788:1130)(644:788:1130))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (117:117:239)(117:117:239))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_905\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (623:777:1119)(623:777:1119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcount_hpos_cnt_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:371)(210:210:371))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_165\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (701:842:1248)(701:842:1248))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (525:525:903)(525:525:903))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_899\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (714:856:1262)(714:856:1262))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcount_hpos_cnt_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (96:96:225)(96:96:225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_900\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (746:890:1296)(746:890:1296))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (116:116:238)(116:116:238))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_901\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (725:879:1285)(725:879:1285))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (224:224:385)(224:224:385))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_902\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (811:953:1423)(811:953:1423))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcount_hpos_cnt_xor\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (98:98:227)(98:98:227))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (843:987:1457)(843:987:1457))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (121:121:243)(121:121:243))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_897\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (822:976:1446)(822:976:1446))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(86:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/hpos_cnt\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:371)(210:210:371))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_898\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (362:511:677)(362:511:677))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (792:958:1376)(792:958:1376))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (208:208:368)(208:208:368))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_871\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (366:515:681)(366:515:681))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (793:950:1368)(793:950:1368))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw0\/Mcount_ctr_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:191)(63:63:191))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_872\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (368:496:662)(368:496:662))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (831:961:1379)(831:961:1379))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:192)(63:63:192))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_873\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (378:551:717)(378:551:717))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (783:944:1362)(783:944:1362))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/Mcount_ctr_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:452)(244:244:452))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_153\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (394:543:683)(394:543:683))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (693:859:1213)(693:859:1213))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_867\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (398:547:687)(398:547:687))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (694:851:1205)(694:851:1205))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw0\/Mcount_ctr_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:192)(64:64:192))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_868\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (400:528:668)(400:528:668))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (732:862:1216)(732:862:1216))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:193)(64:64:193))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_869\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (410:583:723)(410:583:723))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (684:845:1199)(684:845:1199))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (241:241:449)(241:241:449))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_870\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (491:640:844)(491:640:844))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (693:859:1226)(693:859:1226))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:372)(212:212:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_863\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (495:644:848)(495:644:848))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (694:851:1218)(694:851:1218))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw0\/Mcount_ctr_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:191)(63:63:191))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_864\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (497:625:829)(497:625:829))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (732:862:1229)(732:862:1229))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:192)(63:63:192))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_865\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (507:680:884)(507:680:884))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (684:845:1212)(684:845:1212))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (240:240:448)(240:240:448))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_866\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (458:607:837)(458:607:837))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (793:959:1389)(793:959:1389))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (22:22:124)(22:22:124))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (462:611:841)(462:611:841))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (794:951:1381)(794:951:1381))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw0\/Mcount_ctr_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_860\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (464:592:822)(464:592:822))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (832:962:1392)(832:962:1392))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_861\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw0\/ctr_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (474:647:877)(474:647:877))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (784:945:1375)(784:945:1375))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:105)(232:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:269)(71:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:269)(71:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/ctr\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:452)(244:244:452))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_862\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (514:669:891)(514:669:891))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1907:2048:2995)(1907:2048:2995))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (191:191:372)(191:191:372))
          (PORT ADR0 (601:601:998)(601:601:998))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_952\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:668:890)(513:668:890))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1920:2062:3009)(1920:2062:3009))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (318:318:576)(318:318:576))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (60:60:189)(60:60:189))
          (PORT ADR1 (499:499:830)(499:499:830))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_953\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (516:650:872)(516:650:872))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1952:2096:3043)(1952:2096:3043))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:192)(70:70:192))
          (PORT ADR2 (429:429:747)(429:429:747))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_954\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (516:689:911)(516:689:911))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1931:2085:3032)(1931:2085:3032))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (586:586:1000)(586:586:1000))
          (PORT ADR2 (415:415:720)(415:415:720))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_955\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (786:941:1204)(786:941:1204))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (2009:2150:3150)(2009:2150:3150))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:384)(203:203:384))
          (PORT ADR3 (368:368:634)(368:368:634))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_948\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (785:940:1203)(785:940:1203))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (2022:2164:3164)(2022:2164:3164))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:204)(75:75:204))
          (PORT ADR3 (376:376:751)(376:376:751))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_949\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (788:922:1185)(788:922:1185))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (2054:2198:3198)(2054:2198:3198))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (427:427:691)(427:427:691))
          (PORT ADR4 (334:334:596)(334:334:596))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_950\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (788:961:1224)(788:961:1224))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (2033:2187:3187)(2033:2187:3187))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (187:187:348)(187:187:348))
          (PORT ADR1 (503:503:805)(503:503:805))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_951\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<3\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<3\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<3\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (383:383:643)(383:383:643))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_55\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (246:246:440)(246:246:440))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_56\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (83:83:216)(83:83:216))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_57\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (367:367:635)(367:367:635))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N0_6\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (182:182:368)(182:182:368))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_51\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:359)(193:193:359))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_52\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (123:123:281)(123:123:281))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_53\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (395:395:626)(395:395:626))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_54\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (284:284:484)(284:284:484))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_47\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:638)(361:361:638))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_48\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (338:338:634)(338:338:634))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_49\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (86:86:240)(86:86:240))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_50\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (362:517:683)(362:517:683))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1006:1147:1691)(1006:1147:1691))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (196:196:377)(196:196:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_855\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (361:516:682)(361:516:682))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1019:1161:1705)(1019:1161:1705))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw1\/Mcount_ctr_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_856\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (364:498:664)(364:498:664))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1051:1195:1739)(1051:1195:1739))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_857\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (364:537:703)(364:537:703))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1030:1184:1728)(1030:1184:1728))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/Mcount_ctr_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_146\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (394:549:689)(394:549:689))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (969:1110:1681)(969:1110:1681))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (191:191:372)(191:191:372))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_851\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (393:548:688)(393:548:688))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (982:1124:1695)(982:1124:1695))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw1\/Mcount_ctr_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_852\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (396:530:670)(396:530:670))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1014:1158:1729)(1014:1158:1729))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_853\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (396:569:709)(396:569:709))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (993:1147:1718)(993:1147:1718))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (182:182:343)(182:182:343))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_854\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (491:646:850)(491:646:850))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1073:1214:1849)(1073:1214:1849))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (200:200:381)(200:200:381))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_847\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (490:645:849)(490:645:849))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1086:1228:1863)(1086:1228:1863))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw1\/Mcount_ctr_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (65:65:194)(65:65:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_848\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (493:627:831)(493:627:831))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1118:1262:1897)(1118:1262:1897))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_849\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (493:666:870)(493:666:870))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1097:1251:1886)(1097:1251:1886))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_850\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (458:613:843)(458:613:843))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1172:1313:2012)(1172:1313:2012))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (22:22:124)(22:22:124))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (457:612:842)(457:612:842))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1185:1327:2026)(1185:1327:2026))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/debsw1\/Mcount_ctr_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:198)(69:69:198))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_844\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (460:594:824)(460:594:824))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1217:1361:2060)(1217:1361:2060))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (79:79:201)(79:79:201))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_845\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/debsw1\/ctr_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (460:633:863)(460:633:863))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1196:1350:2049)(1196:1350:2049))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:86)(-13:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:181)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/ctr\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_846\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_cy\<3\>\/HDMI\/timing_inst\/Mcompar_vblnk_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (124:194:194)(124:194:194))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (446:446:784)(446:446:784))
          (PORT ADR2 (535:535:891)(535:535:891))
          (PORT ADR3 (225:225:471)(225:225:471))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (446:446:784)(446:446:784))
          (PORT ADR2 (535:535:891)(535:535:891))
          (PORT ADR3 (225:225:471)(225:225:471))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (504:504:915)(504:504:915))
          (PORT ADR1 (378:378:599)(378:378:599))
          (PORT ADR3 (515:515:887)(515:515:887))
          (PORT ADR0 (499:499:790)(499:499:790))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (504:504:915)(504:504:915))
          (PORT ADR1 (378:378:599)(378:378:599))
          (PORT ADR3 (515:515:887)(515:515:887))
          (PORT ADR0 (499:499:790)(499:499:790))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (435:435:809)(435:435:809))
          (PORT ADR2 (439:439:787)(439:439:787))
          (PORT ADR1 (345:345:656)(345:345:656))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (435:435:809)(435:435:809))
          (PORT ADR2 (439:439:787)(439:439:787))
          (PORT ADR1 (345:345:656)(345:345:656))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (518:518:885)(518:518:885))
          (PORT ADR2 (490:490:866)(490:490:866))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_lutdi5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (518:518:885)(518:518:885))
          (PORT ADR2 (490:490:866)(490:490:866))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/v1\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (530:530:843)(530:530:843))
          (PORT ADR1 (680:680:1062)(680:680:1062))
          (PORT ADR4 (70:70:213)(70:70:213))
          (PORT ADR2 (455:455:817)(455:455:817))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_23\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/gmux\.gm\[3\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/v1\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (783:783:1161)(783:783:1161))
          (PORT ADR2 (598:598:900)(598:598:900))
          (PORT ADR0 (247:247:450)(247:247:450))
          (PORT ADR3 (120:120:355)(120:120:355))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_24\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/v1\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (628:628:1054)(628:628:1054))
          (PORT ADR1 (665:665:1065)(665:665:1065))
          (PORT ADR4 (185:185:386)(185:185:386))
          (PORT ADR3 (235:235:473)(235:235:473))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_25\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/v1\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (572:572:910)(572:572:910))
          (PORT ADR2 (483:483:836)(483:483:836))
          (PORT ADR3 (213:213:434)(213:213:434))
          (PORT ADR0 (385:385:666)(385:385:666))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_26\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/comp0\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/comp0_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/gmux\.gm\[6\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/v1\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (345:345:603)(345:345:603))
          (PORT ADR4 (68:68:201)(68:68:201))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_27\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/v1\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (350:350:646)(350:350:646))
          (PORT ADR3 (232:232:470)(232:232:470))
          (PORT ADR0 (261:261:461)(261:261:461))
          (PORT ADR4 (207:207:367)(207:207:367))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_21\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c0\/v1\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (353:353:598)(353:353:598))
          (PORT ADR0 (365:365:646)(365:365:646))
          (PORT ADR2 (463:463:838)(463:463:838))
          (PORT ADR4 (55:55:178)(55:55:178))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_22\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (411:411:645)(411:411:645))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_918\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (420:420:693)(420:420:693))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_919\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (384:384:639)(384:384:639))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_920\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (376:376:603)(376:376:603))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_174\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<7\>2_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (276:276:495)(276:276:495))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_dec_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (356:356:629)(356:356:629))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_915\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (392:392:647)(392:392:647))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_916\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (384:384:611)(384:384:611))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_917\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_cy\<3\>\/HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (124:194:194)(124:194:194))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (619:619:1047)(619:619:1047))
          (PORT ADR4 (338:338:580)(338:338:580))
          (PORT ADR1 (705:705:1184)(705:705:1184))
          (PORT ADR3 (264:264:507)(264:264:507))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (619:619:1047)(619:619:1047))
          (PORT ADR4 (338:338:580)(338:338:580))
          (PORT ADR1 (705:705:1184)(705:705:1184))
          (PORT ADR3 (264:264:507)(264:264:507))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (836:836:1392)(836:836:1392))
          (PORT ADR4 (181:181:397)(181:181:397))
          (PORT ADR2 (570:570:899)(570:570:899))
          (PORT ADR3 (239:239:439)(239:239:439))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (836:836:1392)(836:836:1392))
          (PORT ADR4 (181:181:397)(181:181:397))
          (PORT ADR2 (570:570:899)(570:570:899))
          (PORT ADR3 (239:239:439)(239:239:439))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (578:578:1032)(578:578:1032))
          (PORT ADR0 (344:344:629)(344:344:629))
          (PORT ADR1 (497:497:877)(497:497:877))
          (PORT ADR3 (433:433:819)(433:433:819))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (578:578:1032)(578:578:1032))
          (PORT ADR0 (344:344:629)(344:344:629))
          (PORT ADR1 (497:497:877)(497:497:877))
          (PORT ADR3 (433:433:819)(433:433:819))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (467:467:832)(467:467:832))
          (PORT ADR3 (109:109:283)(109:109:283))
          (PORT ADR1 (481:481:825)(481:481:825))
          (PORT ADR2 (398:398:710)(398:398:710))
          (PORT ADR0 (366:366:646)(366:366:646))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vcount\[10\]_tc_vesync\[10\]_LessThan_20_o_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (467:467:832)(467:467:832))
          (PORT ADR3 (109:109:283)(109:109:283))
          (PORT ADR1 (481:481:825)(481:481:825))
          (PORT ADR2 (398:398:710)(398:398:710))
          (PORT ADR0 (366:366:646)(366:366:646))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (646:801:1157)(646:801:1157))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2204:2345:3536)(2204:2345:3536))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (468:468:806)(468:468:806))
          (PORT ADR2 (652:652:1029)(652:652:1029))
          (PORT ADR4 (867:867:1540)(867:867:1540))
          (PORT ADR3 (247:247:411)(247:247:411))
          (PORT ADR0 (1018:1018:1691)(1018:1018:1691))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_mand_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (867:867:1540)(867:867:1540))
          (PORT ADR3 (247:247:411)(247:247:411))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (645:800:1156)(645:800:1156))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2217:2359:3550)(2217:2359:3550))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (721:721:1274)(721:721:1274))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (324:324:541)(324:324:541))
          (PORT ADR0 (753:753:1193)(753:753:1193))
          (PORT ADR1 (946:946:1596)(946:946:1596))
          (PORT ADR4 (71:71:200)(71:71:200))
          (PORT ADR3 (879:879:1594)(879:879:1594))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_mand_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (946:946:1596)(946:946:1596))
          (PORT ADR4 (71:71:200)(71:71:200))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (648:782:1138)(648:782:1138))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2249:2393:3584)(2249:2393:3584))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (453:453:809)(453:453:809))
          (PORT ADR3 (763:763:1197)(763:763:1197))
          (PORT ADR2 (876:876:1513)(876:876:1513))
          (PORT ADR0 (372:372:636)(372:372:636))
          (PORT ADR4 (837:837:1439)(837:837:1439))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_mand_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (876:876:1513)(876:876:1513))
          (PORT ADR0 (372:372:636)(372:372:636))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (648:821:1177)(648:821:1177))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2228:2382:3573)(2228:2382:3573))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (467:467:812)(467:467:812))
          (PORT ADR2 (692:692:1088)(692:692:1088))
          (PORT ADR3 (943:943:1594)(943:943:1594))
          (PORT ADR1 (655:655:1069)(655:655:1069))
          (PORT ADR4 (814:814:1417)(814:814:1417))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_mand)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (943:943:1594)(943:943:1594))
          (PORT ADR1 (655:655:1069)(655:655:1069))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:809:1136)(654:809:1136))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2318:2459:3710)(2318:2459:3710))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (694:694:1068)(694:694:1068))
          (PORT ADR5 (34:34:136)(34:34:136))
          (PORT ADR3 (828:828:1420)(828:828:1420))
          (PORT ADR4 (714:714:1273)(714:714:1273))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (653:808:1135)(653:808:1135))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2331:2473:3724)(2331:2473:3724))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (227:227:541)(227:227:541))
          (PORT ADR0 (785:785:1231)(785:785:1231))
          (PORT ADR2 (898:898:1505)(898:898:1505))
          (PORT ADR4 (86:86:215)(86:86:215))
          (PORT ADR1 (969:969:1602)(969:969:1602))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_mand_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (898:898:1505)(898:898:1505))
          (PORT ADR4 (86:86:215)(86:86:215))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (656:790:1117)(656:790:1117))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2363:2507:3758)(2363:2507:3758))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:473)(235:235:473))
          (PORT ADR2 (656:656:1056)(656:656:1056))
          (PORT ADR1 (960:960:1639)(960:960:1639))
          (PORT ADR4 (84:84:206)(84:84:206))
          (PORT ADR0 (992:992:1646)(992:992:1646))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_mand_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (960:960:1639)(960:960:1639))
          (PORT ADR4 (84:84:206)(84:84:206))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (656:829:1156)(656:829:1156))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2342:2496:3747)(2342:2496:3747))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (272:272:504)(272:272:504))
          (PORT ADR3 (541:541:862)(541:541:862))
          (PORT ADR1 (963:963:1591)(963:963:1591))
          (PORT ADR4 (185:185:346)(185:185:346))
          (PORT ADR0 (902:902:1520)(902:902:1520))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY_mand_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (963:963:1591)(963:963:1591))
          (PORT ADR4 (185:185:346)(185:185:346))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/v1\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (757:757:1212)(757:757:1212))
          (PORT ADR1 (815:815:1266)(815:815:1266))
          (PORT ADR4 (314:314:630)(314:314:630))
          (PORT ADR0 (372:372:644)(372:372:644))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_30\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/gmux\.gm\[3\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/v1\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (868:868:1348)(868:868:1348))
          (PORT ADR0 (933:933:1475)(933:933:1475))
          (PORT ADR3 (233:233:547)(233:233:547))
          (PORT ADR4 (181:181:389)(181:181:389))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_31\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/v1\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (567:567:978)(567:567:978))
          (PORT ADR1 (776:776:1252)(776:776:1252))
          (PORT ADR2 (526:526:953)(526:526:953))
          (PORT ADR4 (284:284:549)(284:284:549))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_32\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/v1\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (683:683:1097)(683:683:1097))
          (PORT ADR3 (546:546:964)(546:546:964))
          (PORT ADR0 (524:524:840)(524:524:840))
          (PORT ADR2 (445:445:769)(445:445:769))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_33\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/comp1\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/comp1_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/gmux\.gm\[6\]\.gms\.ms)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/v1\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (495:495:837)(495:495:837))
          (PORT ADR2 (322:322:539)(322:322:539))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_34\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/v1\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (500:500:880)(500:500:880))
          (PORT ADR2 (464:464:837)(464:464:837))
          (PORT ADR4 (191:191:392)(191:191:392))
          (PORT ADR3 (241:241:479)(241:241:479))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_28\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/c1\/v1\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (485:485:831)(485:485:831))
          (PORT ADR1 (504:504:829)(504:504:829))
          (PORT ADR4 (168:168:370)(168:168:370))
          (PORT ADR3 (219:219:440)(219:219:440))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_29\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (465:614:862)(465:614:862))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1597:1763:2785)(1597:1763:2785))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_942\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (469:618:866)(469:618:866))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1598:1755:2777)(1598:1755:2777))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_WAIT_200us_COUNTER_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_943\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (471:599:847)(471:599:847))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1636:1766:2788)(1636:1766:2788))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_944\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (481:654:902)(481:654:902))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1588:1749:2771)(1588:1749:2771))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_WAIT_200us_COUNTER_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_176\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (580:729:1003)(580:729:1003))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1644:1810:2805)(1644:1810:2805))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_938\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (584:733:1007)(584:733:1007))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1645:1802:2797)(1645:1802:2797))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_WAIT_200us_COUNTER_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_939\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (586:714:988)(586:714:988))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1683:1813:2808)(1683:1813:2808))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_940\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (596:769:1043)(596:769:1043))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1635:1796:2791)(1635:1796:2791))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_941\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (354:503:675)(354:503:675))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1542:1708:2639)(1542:1708:2639))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_934\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (358:507:679)(358:507:679))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1543:1700:2631)(1543:1700:2631))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_WAIT_200us_COUNTER_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_935\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (360:488:660)(360:488:660))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1581:1711:2642)(1581:1711:2642))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_936\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (370:543:715)(370:543:715))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1533:1694:2625)(1533:1694:2625))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_937\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (578:727:1054)(578:727:1054))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1429:1595:2429)(1429:1595:2429))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (31:31:133)(31:31:133))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (582:731:1058)(582:731:1058))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1430:1587:2421)(1430:1587:2421))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_WAIT_200us_COUNTER_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_931\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (584:712:1039)(584:712:1039))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1468:1598:2432)(1468:1598:2432))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_932\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (594:767:1094)(594:767:1094))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1420:1581:2415)(1420:1581:2415))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_933\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (737:886:1320)(737:886:1320))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1130:1296:1830)(1130:1296:1830))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (213:213:373)(213:213:373))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_43\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (741:890:1324)(741:890:1324))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1131:1288:1822)(1131:1288:1822))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/Madd_gc0\.count\[12\]_GND_328_o_add_0_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_44\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (743:871:1305)(743:871:1305))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1169:1299:1833)(1169:1299:1833))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_45\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (231:231:465)(231:231:465))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N0_5\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (723:872:1279)(723:872:1279))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1087:1253:1814)(1087:1253:1814))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:377)(217:217:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_39\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (727:876:1283)(727:876:1283))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1088:1245:1806)(1088:1245:1806))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/Madd_gc0\.count\[12\]_GND_328_o_add_0_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_40\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (729:857:1264)(729:857:1264))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1126:1256:1817)(1126:1256:1817))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_41\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (739:912:1319)(739:912:1319))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1078:1239:1800)(1078:1239:1800))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (249:249:457)(249:249:457))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_42\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (626:775:1118)(626:775:1118))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1191:1357:1982)(1191:1357:1982))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:377)(217:217:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_35\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (630:779:1122)(630:779:1122))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1192:1349:1974)(1192:1349:1974))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/Madd_gc0\.count\[12\]_GND_328_o_add_0_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_36\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (632:760:1103)(632:760:1103))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1230:1360:1985)(1230:1360:1985))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_37\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (642:815:1158)(642:815:1158))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1182:1343:1968)(1182:1343:1968))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (249:249:457)(249:249:457))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/N1_38\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/Madd_gc0\.count\[12\]_GND_328_o_add_0_OUT_xor\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (669:842:1159)(669:842:1159))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1281:1442:2131)(1281:1442:2131))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(234:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(234:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (26:26:128)(26:26:128))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (647:796:1172)(647:796:1172))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (617:783:1159)(617:783:1159))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (208:208:368)(208:208:368))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_926\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (651:800:1176)(651:800:1176))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (618:775:1151)(618:775:1151))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_inc_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:191)(63:63:191))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_927\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (653:781:1157)(653:781:1157))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (656:786:1162)(656:786:1162))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_928\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (663:836:1212)(663:836:1212))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (608:769:1145)(608:769:1145))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_inc_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_175\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (547:696:1008)(547:696:1008))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (521:687:999)(521:687:999))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (551:700:1012)(551:700:1012))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (522:679:991)(522:679:991))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_counter_inc_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (64:64:192)(64:64:192))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_923\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (553:681:993)(553:681:993))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (560:690:1002)(560:690:1002))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_924\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (563:736:1048)(563:736:1048))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (512:673:985)(512:673:985))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (243:243:451)(243:243:451))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_925\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_5\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_led_count_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_4\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_3\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mcount_led_count_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_9\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_led_count_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_8\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_7\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_6\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_13\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_led_count_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_12\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_11\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_10\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_17\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_led_count_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_16\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_15\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_14\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<19\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_21\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_led_count_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<18\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_20\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_19\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_18\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<23\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (213:213:373)(213:213:373))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_25\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_led_count_cy\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<22\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:194)(66:66:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_24\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<21\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_23\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<20\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_22\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_led_count_xor\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<25\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE led_count_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE led_count\<24\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (245:245:453)(245:245:453))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_26\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (348:348:643)(348:348:643))
          (PORT ADR3 (114:114:281)(114:114:281))
          (PORT ADR0 (430:430:718)(430:430:718))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (348:348:643)(348:348:643))
          (PORT ADR3 (114:114:281)(114:114:281))
          (PORT ADR0 (430:430:718)(430:430:718))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (293:293:502)(293:293:502))
          (PORT ADR1 (248:248:433)(248:248:433))
          (PORT ADR2 (321:321:539)(321:321:539))
          (PORT ADR4 (416:416:749)(416:416:749))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (293:293:502)(293:293:502))
          (PORT ADR1 (248:248:433)(248:248:433))
          (PORT ADR2 (321:321:539)(321:321:539))
          (PORT ADR4 (416:416:749)(416:416:749))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (283:283:517)(283:283:517))
          (PORT ADR2 (334:334:606)(334:334:606))
          (PORT ADR1 (221:221:453)(221:221:453))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (283:283:517)(283:283:517))
          (PORT ADR2 (334:334:606)(334:334:606))
          (PORT ADR1 (221:221:453)(221:221:453))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (479:479:811)(479:479:811))
          (PORT ADR0 (573:573:897)(573:573:897))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lutdi6)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (479:479:811)(479:479:811))
          (PORT ADR0 (573:573:897)(573:573:897))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (798:953:1337)(798:953:1337))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (316:457:602)(316:457:602))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (209:209:390)(209:209:390))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_892\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (797:952:1336)(797:952:1336))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (329:471:616)(329:471:616))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcount_vpos_cnt_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (85:85:214)(85:85:214))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_893\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (800:934:1318)(800:934:1318))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (361:505:650)(361:505:650))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (89:89:211)(89:89:211))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_894\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (800:973:1357)(800:973:1357))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (340:494:639)(340:494:639))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcount_vpos_cnt_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:359)(198:198:359))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_164\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (969:1124:1610)(969:1124:1610))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (414:555:818)(414:555:818))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (208:208:389)(208:208:389))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_888\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (968:1123:1609)(968:1123:1609))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (427:569:832)(427:569:832))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcount_vpos_cnt_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (77:77:206)(77:77:206))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_889\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (971:1105:1591)(971:1105:1591))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (459:603:866)(459:603:866))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:206)(84:84:206))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_890\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (971:1144:1630)(971:1144:1630))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (438:592:855)(438:592:855))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(84:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(84:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:359)(198:198:359))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_891\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1067:1222:1772)(1067:1222:1772))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (524:666:993)(524:666:993))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcount_vpos_cnt_xor\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:202)(73:73:202))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1070:1204:1754)(1070:1204:1754))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (556:700:1027)(556:700:1027))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (87:87:209)(87:87:209))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_886\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1070:1243:1793)(1070:1243:1793))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (535:689:1016)(535:689:1016))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:164)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:345)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:345)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_cnt\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:354)(193:193:354))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_887\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (400:400:680)(400:400:680))
          (PORT ADR5 (461:461:767)(461:461:767))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (195:195:399)(195:195:399))
          (PORT ADR3 (603:603:988)(603:603:988))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (380:380:652)(380:380:652))
          (PORT ADR5 (473:473:830)(473:473:830))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:659)(375:375:659))
          (PORT ADR5 (472:472:778)(472:472:778))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Delta_Dn\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1699:1699:2754)(1699:1699:2754))
          (PORT ADR3 (664:664:1128)(664:664:1128))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (470:470:847)(470:470:847))
          (PORT ADR3 (875:875:1349)(875:875:1349))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (459:459:837)(459:459:837))
          (PORT ADR3 (1329:1329:2155)(1329:1329:2155))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (642:642:1080)(642:642:1080))
          (PORT ADR2 (1144:1144:1919)(1144:1144:1919))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (589:589:1009)(589:589:1009))
          (PORT ADR3 (916:916:1447)(916:916:1447))
          (PORT ADR2 (381:381:690)(381:381:690))
          (PORT ADR4 (981:981:1567)(981:981:1567))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (589:589:1009)(589:589:1009))
          (PORT ADR3 (916:916:1447)(916:916:1447))
          (PORT ADR2 (381:381:690)(381:381:690))
          (PORT ADR4 (981:981:1567)(981:981:1567))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (420:420:720)(420:420:720))
          (PORT ADR0 (905:905:1460)(905:905:1460))
          (PORT ADR3 (389:389:780)(389:389:780))
          (PORT ADR4 (871:871:1423)(871:871:1423))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (420:420:720)(420:420:720))
          (PORT ADR0 (905:905:1460)(905:905:1460))
          (PORT ADR3 (389:389:780)(389:389:780))
          (PORT ADR4 (871:871:1423)(871:871:1423))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (970:970:1496)(970:970:1496))
          (PORT ADR3 (389:389:706)(389:389:706))
          (PORT ADR2 (808:808:1311)(808:808:1311))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (389:389:706)(389:389:706))
          (PORT ADR2 (808:808:1311)(808:808:1311))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (953:953:1496)(953:953:1496))
          (PORT ADR1 (881:881:1380)(881:881:1380))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_908\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_cy\<4\>\/HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_cy\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_cy\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (363:363:649)(363:363:649))
          (PORT ADR1 (1168:1168:1773)(1168:1168:1773))
          (PORT ADR0 (375:375:647)(375:375:647))
          (PORT ADR4 (735:735:1210)(735:735:1210))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (363:363:649)(363:363:649))
          (PORT ADR1 (1168:1168:1773)(1168:1168:1773))
          (PORT ADR0 (375:375:647)(375:375:647))
          (PORT ADR4 (735:735:1210)(735:735:1210))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[10\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[10\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[11\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[11\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[12\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[12\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[13\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[13\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[14\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[14\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[15\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[15\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dqs_iobufds\.iob_dqs\/IBUFDS\/SLAVEBUF\.DIFFIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dqs_iobufds\.iob_dqs\/OBUFTDS\/N)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (727:1671:1671)(727:1671:1671))
          (IOPATH CTL O (727:1671:1671)(727:1671:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dqs_iobufds\.iob_dqs\/OBUFTDS)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (727:1671:1671)(727:1671:1671))
          (IOPATH CTL O (727:1671:1671)(727:1671:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_IBUFDS")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dqs_iobufds\.iob_dqs\/IBUFDS\/IBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT IB ( 0 )( 0 ))
          (IOPATH IB O (366:808:808)(366:808:808))
          (IOPATH I O (366:808:808)(366:808:808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp398\.IMUX)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE sysclk_buf)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp399\.IMUX)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_udqs_iobufds\.iob_udqs\/IBUFDS\/SLAVEBUF\.DIFFIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_udqs_iobufds\.iob_udqs\/OBUFTDS\/N)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (727:1671:1671)(727:1671:1671))
          (IOPATH CTL O (727:1671:1671)(727:1671:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_udqs_iobufds\.iob_udqs\/OBUFTDS)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (727:1671:1671)(727:1671:1671))
          (IOPATH CTL O (727:1671:1671)(727:1671:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_IBUFDS")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_udqs_iobufds\.iob_udqs\/IBUFDS\/IBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT IB ( 0 )( 0 ))
          (IOPATH IB O (366:808:808)(366:808:808))
          (IOPATH I O (366:808:808)(366:808:808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp398\.IMUX\.1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE SW_0_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp399\.IMUX\.1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE SW_1_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp399\.IMUX\.2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE SW_2_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp399\.IMUX\.3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE SW_3_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp399\.IMUX\.4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE SYS_RESET_IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp399\.IMUX\.5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2381:2381)(1396:2381:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[10\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[11\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[12\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_obuft\[0\]\.iob_ba_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_obuft\[1\]\.iob_ba_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_obuft\[2\]\.iob_ba_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[0\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[0\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.6)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[1\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[1\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.7)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[2\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[2\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.8)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[3\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[3\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.9)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[4\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[4\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.10)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[5\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[5\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.11)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[6\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[6\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.12)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[7\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[7\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.13)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[8\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[8\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.14)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[9\]\.gen_iob_dq_inst\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq_iobuft\[9\]\.gen_iob_dq_inst\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.15)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_clk\/N)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (727:1671:1671)(727:1671:1671))
          (IOPATH CTL O (727:1671:1671)(727:1671:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_clk)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (727:1671:1671)(727:1671:1671))
          (IOPATH CTL O (727:1671:1671)(727:1671:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE HDMI\/TMDS0\/OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE HDMI\/TMDS1\/OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE HDMI\/TMDS2\/OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[0\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[1\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[2\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[3\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[4\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[5\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[6\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[7\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[8\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[9\]\.iob_addr_inst)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_cas)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_ras)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE HDMI\/TMDS3\/OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_cke)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_ldm)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dram_odt\.iob_odt)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_udm\.iob_udm)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_we)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (PORT CTL (191:191:234)(191:191:234))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IOBUF_ZIO\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IOBUF_ZIO\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.16)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFT")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IOBUF_RZQ\/OBUFT)
      (DELAY
        (ABSOLUTE
          (PORT I (66:66:67)(66:66:67))
          (PORT CTL (66:66:67)(66:66:67))
          (IOPATH I O (709:1651:1651)(709:1651:1651))
          (IOPATH CTL O (709:1651:1651)(709:1651:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IOBUF_RZQ\/IBUF)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (315:748:748)(315:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp396\.IMUX\.17)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/oserdes2\/oserdes_m\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/oserdes2\/oserdes_m)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (628:628:1656))
          (IOPATH CLK0 OQ (625:938:938)(625:938:938))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:87)(81:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:87)(81:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/oserdes2\/oserdes_s\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/oserdes2\/oserdes_s)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (628:628:1656))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:87)(81:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:87)(81:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:75)(87:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:75)(87:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:78)(86:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:78)(86:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:60)(84:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:60)(84:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ioi_odt\.ioi_odt_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ioi_odt\.ioi_odt_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clkout\/oserdes_m\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/clkout\/oserdes_m)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (628:628:1656))
          (IOPATH CLK0 OQ (625:938:938)(625:938:938))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:82)(79:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:82)(79:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[3\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[3\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clkout\/oserdes_s\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/clkout\/oserdes_s)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (628:628:1656))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:82)(79:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:82)(79:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:70)(85:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:70)(85:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:73)(84:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:73)(84:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:55)(82:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:55)(82:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (599:599:1536)(599:599:1536))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK SDO (787:1415:1415)(787:1415:1415))
          (IOPATH T TOUT (920:1305:1305)(920:1305:1305))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[3\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[3\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[8\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[8\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_0\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_1\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_1)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_2\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_2)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_3\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_3)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_4\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_4)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_5\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_5)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_6\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_6)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_7\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_7)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_8\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_8)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_9\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_9)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[10\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[10\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (682:682:1697))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[12\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:1502)(565:565:1502))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[12\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (680:680:1695))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[7\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[7\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0)
      (DELAY
        (ABSOLUTE
          (PORT DQI[0] (0:0:2))
          (PORT DQI[1] (0:0:2))
          (PORT DQI[10] (0:0:2))
          (PORT DQI[11] (0:0:2))
          (PORT DQI[12] (0:0:2))
          (PORT DQI[13] (0:0:2))
          (PORT DQI[14] (0:0:2))
          (PORT DQI[15] (0:0:2))
          (PORT DQI[2] (0:0:2))
          (PORT DQI[3] (0:0:2))
          (PORT DQI[4] (0:0:2))
          (PORT DQI[5] (0:0:2))
          (PORT DQI[6] (0:0:2))
          (PORT DQI[7] (0:0:2))
          (PORT DQI[8] (0:0:2))
          (PORT DQI[9] (0:0:2))
          (PORT DQSIOIN (0:0:2))
          (PORT DQSIOIP (0:0:2))
          (PORT IOIDRPSDI (0:0:2)(0:0:2))
          (PORT P0ARBEN ( 0 )( 0 ))
          (PORT P0CMDBA[0] ( 0 )( 0 ))
          (PORT P0CMDBA[1] ( 0 )( 0 ))
          (PORT P0CMDBA[2] ( 0 )( 0 ))
          (PORT P0CMDBL[0] ( 0 )( 0 ))
          (PORT P0CMDBL[1] ( 0 )( 0 ))
          (PORT P0CMDBL[2] ( 0 )( 0 ))
          (PORT P0CMDBL[3] ( 0 )( 0 ))
          (PORT P0CMDBL[4] ( 0 )( 0 ))
          (PORT P0CMDBL[5] ( 0 )( 0 ))
          (PORT P0CMDCA[0] ( 0 )( 0 ))
          (PORT P0CMDCA[1] ( 0 )( 0 ))
          (PORT P0CMDCA[10] ( 0 )( 0 ))
          (PORT P0CMDCA[11] ( 0 )( 0 ))
          (PORT P0CMDCA[2] ( 0 )( 0 ))
          (PORT P0CMDCA[3] ( 0 )( 0 ))
          (PORT P0CMDCA[4] ( 0 )( 0 ))
          (PORT P0CMDCA[5] ( 0 )( 0 ))
          (PORT P0CMDCA[6] ( 0 )( 0 ))
          (PORT P0CMDCA[7] ( 0 )( 0 ))
          (PORT P0CMDCA[8] ( 0 )( 0 ))
          (PORT P0CMDCA[9] ( 0 )( 0 ))
          (PORT P0CMDCLK ( 0 )( 0 ))
          (PORT P0CMDEN ( 0 )( 0 ))
          (PORT P0CMDINSTR[0] ( 0 )( 0 ))
          (PORT P0CMDINSTR[1] ( 0 )( 0 ))
          (PORT P0CMDINSTR[2] ( 0 )( 0 ))
          (PORT P0CMDRA[0] ( 0 )( 0 ))
          (PORT P0CMDRA[1] ( 0 )( 0 ))
          (PORT P0CMDRA[10] ( 0 )( 0 ))
          (PORT P0CMDRA[11] ( 0 )( 0 ))
          (PORT P0CMDRA[12] ( 0 )( 0 ))
          (PORT P0CMDRA[13] ( 0 )( 0 ))
          (PORT P0CMDRA[14] ( 0 )( 0 ))
          (PORT P0CMDRA[2] ( 0 )( 0 ))
          (PORT P0CMDRA[3] ( 0 )( 0 ))
          (PORT P0CMDRA[4] ( 0 )( 0 ))
          (PORT P0CMDRA[5] ( 0 )( 0 ))
          (PORT P0CMDRA[6] ( 0 )( 0 ))
          (PORT P0CMDRA[7] ( 0 )( 0 ))
          (PORT P0CMDRA[8] ( 0 )( 0 ))
          (PORT P0CMDRA[9] ( 0 )( 0 ))
          (PORT P0RDCLK ( 0 )( 0 ))
          (PORT P0RDEN ( 0 )( 0 ))
          (PORT P0RWRMASK[0] ( 0 )( 0 ))
          (PORT P0RWRMASK[1] ( 0 )( 0 ))
          (PORT P0RWRMASK[2] ( 0 )( 0 ))
          (PORT P0RWRMASK[3] ( 0 )( 0 ))
          (PORT P0WRCLK ( 0 )( 0 ))
          (PORT P0WRDATA[0] ( 0 )( 0 ))
          (PORT P0WRDATA[1] ( 0 )( 0 ))
          (PORT P0WRDATA[10] ( 0 )( 0 ))
          (PORT P0WRDATA[11] ( 0 )( 0 ))
          (PORT P0WRDATA[12] ( 0 )( 0 ))
          (PORT P0WRDATA[13] ( 0 )( 0 ))
          (PORT P0WRDATA[14] ( 0 )( 0 ))
          (PORT P0WRDATA[15] ( 0 )( 0 ))
          (PORT P0WRDATA[16] ( 0 )( 0 ))
          (PORT P0WRDATA[17] ( 0 )( 0 ))
          (PORT P0WRDATA[18] ( 0 )( 0 ))
          (PORT P0WRDATA[19] ( 0 )( 0 ))
          (PORT P0WRDATA[2] ( 0 )( 0 ))
          (PORT P0WRDATA[20] ( 0 )( 0 ))
          (PORT P0WRDATA[21] ( 0 )( 0 ))
          (PORT P0WRDATA[22] ( 0 )( 0 ))
          (PORT P0WRDATA[23] ( 0 )( 0 ))
          (PORT P0WRDATA[24] ( 0 )( 0 ))
          (PORT P0WRDATA[25] ( 0 )( 0 ))
          (PORT P0WRDATA[26] ( 0 )( 0 ))
          (PORT P0WRDATA[27] ( 0 )( 0 ))
          (PORT P0WRDATA[28] ( 0 )( 0 ))
          (PORT P0WRDATA[29] ( 0 )( 0 ))
          (PORT P0WRDATA[3] ( 0 )( 0 ))
          (PORT P0WRDATA[30] ( 0 )( 0 ))
          (PORT P0WRDATA[31] ( 0 )( 0 ))
          (PORT P0WRDATA[4] ( 0 )( 0 ))
          (PORT P0WRDATA[5] ( 0 )( 0 ))
          (PORT P0WRDATA[6] ( 0 )( 0 ))
          (PORT P0WRDATA[7] ( 0 )( 0 ))
          (PORT P0WRDATA[8] ( 0 )( 0 ))
          (PORT P0WRDATA[9] ( 0 )( 0 ))
          (PORT P0WREN ( 0 )( 0 ))
          (PORT P1ARBEN ( 0 )( 0 ))
          (PORT P1CMDBA[0] ( 0 )( 0 ))
          (PORT P1CMDBA[1] ( 0 )( 0 ))
          (PORT P1CMDBA[2] ( 0 )( 0 ))
          (PORT P1CMDBL[0] ( 0 )( 0 ))
          (PORT P1CMDBL[1] ( 0 )( 0 ))
          (PORT P1CMDBL[2] ( 0 )( 0 ))
          (PORT P1CMDBL[3] ( 0 )( 0 ))
          (PORT P1CMDBL[4] ( 0 )( 0 ))
          (PORT P1CMDBL[5] ( 0 )( 0 ))
          (PORT P1CMDCA[0] ( 0 )( 0 ))
          (PORT P1CMDCA[1] ( 0 )( 0 ))
          (PORT P1CMDCA[10] ( 0 )( 0 ))
          (PORT P1CMDCA[11] ( 0 )( 0 ))
          (PORT P1CMDCA[2] ( 0 )( 0 ))
          (PORT P1CMDCA[3] ( 0 )( 0 ))
          (PORT P1CMDCA[4] ( 0 )( 0 ))
          (PORT P1CMDCA[5] ( 0 )( 0 ))
          (PORT P1CMDCA[6] ( 0 )( 0 ))
          (PORT P1CMDCA[7] ( 0 )( 0 ))
          (PORT P1CMDCA[8] ( 0 )( 0 ))
          (PORT P1CMDCA[9] ( 0 )( 0 ))
          (PORT P1CMDCLK ( 0 )( 0 ))
          (PORT P1CMDEN ( 0 )( 0 ))
          (PORT P1CMDINSTR[0] ( 0 )( 0 ))
          (PORT P1CMDINSTR[1] ( 0 )( 0 ))
          (PORT P1CMDINSTR[2] ( 0 )( 0 ))
          (PORT P1CMDRA[0] ( 0 )( 0 ))
          (PORT P1CMDRA[1] ( 0 )( 0 ))
          (PORT P1CMDRA[10] ( 0 )( 0 ))
          (PORT P1CMDRA[11] ( 0 )( 0 ))
          (PORT P1CMDRA[12] ( 0 )( 0 ))
          (PORT P1CMDRA[13] ( 0 )( 0 ))
          (PORT P1CMDRA[14] ( 0 )( 0 ))
          (PORT P1CMDRA[2] ( 0 )( 0 ))
          (PORT P1CMDRA[3] ( 0 )( 0 ))
          (PORT P1CMDRA[4] ( 0 )( 0 ))
          (PORT P1CMDRA[5] ( 0 )( 0 ))
          (PORT P1CMDRA[6] ( 0 )( 0 ))
          (PORT P1CMDRA[7] ( 0 )( 0 ))
          (PORT P1CMDRA[8] ( 0 )( 0 ))
          (PORT P1CMDRA[9] ( 0 )( 0 ))
          (PORT P1RDCLK ( 0 )( 0 ))
          (PORT P1RDEN ( 0 )( 0 ))
          (PORT P1RWRMASK[0] ( 0 )( 0 ))
          (PORT P1RWRMASK[1] ( 0 )( 0 ))
          (PORT P1RWRMASK[2] ( 0 )( 0 ))
          (PORT P1RWRMASK[3] ( 0 )( 0 ))
          (PORT P1WRCLK ( 0 )( 0 ))
          (PORT P1WRDATA[0] ( 0 )( 0 ))
          (PORT P1WRDATA[1] ( 0 )( 0 ))
          (PORT P1WRDATA[10] ( 0 )( 0 ))
          (PORT P1WRDATA[11] ( 0 )( 0 ))
          (PORT P1WRDATA[12] ( 0 )( 0 ))
          (PORT P1WRDATA[13] ( 0 )( 0 ))
          (PORT P1WRDATA[14] ( 0 )( 0 ))
          (PORT P1WRDATA[15] ( 0 )( 0 ))
          (PORT P1WRDATA[16] ( 0 )( 0 ))
          (PORT P1WRDATA[17] ( 0 )( 0 ))
          (PORT P1WRDATA[18] ( 0 )( 0 ))
          (PORT P1WRDATA[19] ( 0 )( 0 ))
          (PORT P1WRDATA[2] ( 0 )( 0 ))
          (PORT P1WRDATA[20] ( 0 )( 0 ))
          (PORT P1WRDATA[21] ( 0 )( 0 ))
          (PORT P1WRDATA[22] ( 0 )( 0 ))
          (PORT P1WRDATA[23] ( 0 )( 0 ))
          (PORT P1WRDATA[24] ( 0 )( 0 ))
          (PORT P1WRDATA[25] ( 0 )( 0 ))
          (PORT P1WRDATA[26] ( 0 )( 0 ))
          (PORT P1WRDATA[27] ( 0 )( 0 ))
          (PORT P1WRDATA[28] ( 0 )( 0 ))
          (PORT P1WRDATA[29] ( 0 )( 0 ))
          (PORT P1WRDATA[3] ( 0 )( 0 ))
          (PORT P1WRDATA[30] ( 0 )( 0 ))
          (PORT P1WRDATA[31] ( 0 )( 0 ))
          (PORT P1WRDATA[4] ( 0 )( 0 ))
          (PORT P1WRDATA[5] ( 0 )( 0 ))
          (PORT P1WRDATA[6] ( 0 )( 0 ))
          (PORT P1WRDATA[7] ( 0 )( 0 ))
          (PORT P1WRDATA[8] ( 0 )( 0 ))
          (PORT P1WRDATA[9] ( 0 )( 0 ))
          (PORT P1WREN ( 0 )( 0 ))
          (PORT P2ARBEN ( 0 )( 0 ))
          (PORT P2CLK ( 0 )( 0 ))
          (PORT P2CMDBA[0] ( 0 )( 0 ))
          (PORT P2CMDBA[1] ( 0 )( 0 ))
          (PORT P2CMDBA[2] ( 0 )( 0 ))
          (PORT P2CMDBL[0] ( 0 )( 0 ))
          (PORT P2CMDBL[1] ( 0 )( 0 ))
          (PORT P2CMDBL[2] ( 0 )( 0 ))
          (PORT P2CMDBL[3] ( 0 )( 0 ))
          (PORT P2CMDBL[4] ( 0 )( 0 ))
          (PORT P2CMDBL[5] ( 0 )( 0 ))
          (PORT P2CMDCA[0] ( 0 )( 0 ))
          (PORT P2CMDCA[1] ( 0 )( 0 ))
          (PORT P2CMDCA[10] ( 0 )( 0 ))
          (PORT P2CMDCA[11] ( 0 )( 0 ))
          (PORT P2CMDCA[2] ( 0 )( 0 ))
          (PORT P2CMDCA[3] ( 0 )( 0 ))
          (PORT P2CMDCA[4] ( 0 )( 0 ))
          (PORT P2CMDCA[5] ( 0 )( 0 ))
          (PORT P2CMDCA[6] ( 0 )( 0 ))
          (PORT P2CMDCA[7] ( 0 )( 0 ))
          (PORT P2CMDCA[8] ( 0 )( 0 ))
          (PORT P2CMDCA[9] ( 0 )( 0 ))
          (PORT P2CMDCLK ( 0 )( 0 ))
          (PORT P2CMDEN ( 0 )( 0 ))
          (PORT P2CMDINSTR[0] ( 0 )( 0 ))
          (PORT P2CMDINSTR[1] ( 0 )( 0 ))
          (PORT P2CMDINSTR[2] ( 0 )( 0 ))
          (PORT P2CMDRA[0] ( 0 )( 0 ))
          (PORT P2CMDRA[1] ( 0 )( 0 ))
          (PORT P2CMDRA[10] ( 0 )( 0 ))
          (PORT P2CMDRA[11] ( 0 )( 0 ))
          (PORT P2CMDRA[12] ( 0 )( 0 ))
          (PORT P2CMDRA[13] ( 0 )( 0 ))
          (PORT P2CMDRA[14] ( 0 )( 0 ))
          (PORT P2CMDRA[2] ( 0 )( 0 ))
          (PORT P2CMDRA[3] ( 0 )( 0 ))
          (PORT P2CMDRA[4] ( 0 )( 0 ))
          (PORT P2CMDRA[5] ( 0 )( 0 ))
          (PORT P2CMDRA[6] ( 0 )( 0 ))
          (PORT P2CMDRA[7] ( 0 )( 0 ))
          (PORT P2CMDRA[8] ( 0 )( 0 ))
          (PORT P2CMDRA[9] ( 0 )( 0 ))
          (PORT P2EN ( 0 )( 0 ))
          (PORT P2WRDATA[0] ( 0 )( 0 ))
          (PORT P2WRDATA[1] ( 0 )( 0 ))
          (PORT P2WRDATA[10] ( 0 )( 0 ))
          (PORT P2WRDATA[11] ( 0 )( 0 ))
          (PORT P2WRDATA[12] ( 0 )( 0 ))
          (PORT P2WRDATA[13] ( 0 )( 0 ))
          (PORT P2WRDATA[14] ( 0 )( 0 ))
          (PORT P2WRDATA[15] ( 0 )( 0 ))
          (PORT P2WRDATA[16] ( 0 )( 0 ))
          (PORT P2WRDATA[17] ( 0 )( 0 ))
          (PORT P2WRDATA[18] ( 0 )( 0 ))
          (PORT P2WRDATA[19] ( 0 )( 0 ))
          (PORT P2WRDATA[2] ( 0 )( 0 ))
          (PORT P2WRDATA[20] ( 0 )( 0 ))
          (PORT P2WRDATA[21] ( 0 )( 0 ))
          (PORT P2WRDATA[22] ( 0 )( 0 ))
          (PORT P2WRDATA[23] ( 0 )( 0 ))
          (PORT P2WRDATA[24] ( 0 )( 0 ))
          (PORT P2WRDATA[25] ( 0 )( 0 ))
          (PORT P2WRDATA[26] ( 0 )( 0 ))
          (PORT P2WRDATA[27] ( 0 )( 0 ))
          (PORT P2WRDATA[28] ( 0 )( 0 ))
          (PORT P2WRDATA[29] ( 0 )( 0 ))
          (PORT P2WRDATA[3] ( 0 )( 0 ))
          (PORT P2WRDATA[30] ( 0 )( 0 ))
          (PORT P2WRDATA[31] ( 0 )( 0 ))
          (PORT P2WRDATA[4] ( 0 )( 0 ))
          (PORT P2WRDATA[5] ( 0 )( 0 ))
          (PORT P2WRDATA[6] ( 0 )( 0 ))
          (PORT P2WRDATA[7] ( 0 )( 0 ))
          (PORT P2WRDATA[8] ( 0 )( 0 ))
          (PORT P2WRDATA[9] ( 0 )( 0 ))
          (PORT P2WRMASK[0] ( 0 )( 0 ))
          (PORT P2WRMASK[1] ( 0 )( 0 ))
          (PORT P2WRMASK[2] ( 0 )( 0 ))
          (PORT P2WRMASK[3] ( 0 )( 0 ))
          (PORT P3ARBEN ( 0 )( 0 ))
          (PORT P3CLK ( 0 )( 0 ))
          (PORT P3CMDBA[0] ( 0 )( 0 ))
          (PORT P3CMDBA[1] ( 0 )( 0 ))
          (PORT P3CMDBA[2] ( 0 )( 0 ))
          (PORT P3CMDBL[0] ( 0 )( 0 ))
          (PORT P3CMDBL[1] ( 0 )( 0 ))
          (PORT P3CMDBL[2] ( 0 )( 0 ))
          (PORT P3CMDBL[3] ( 0 )( 0 ))
          (PORT P3CMDBL[4] ( 0 )( 0 ))
          (PORT P3CMDBL[5] ( 0 )( 0 ))
          (PORT P3CMDCA[0] ( 0 )( 0 ))
          (PORT P3CMDCA[1] ( 0 )( 0 ))
          (PORT P3CMDCA[10] ( 0 )( 0 ))
          (PORT P3CMDCA[11] ( 0 )( 0 ))
          (PORT P3CMDCA[2] ( 0 )( 0 ))
          (PORT P3CMDCA[3] ( 0 )( 0 ))
          (PORT P3CMDCA[4] ( 0 )( 0 ))
          (PORT P3CMDCA[5] ( 0 )( 0 ))
          (PORT P3CMDCA[6] ( 0 )( 0 ))
          (PORT P3CMDCA[7] ( 0 )( 0 ))
          (PORT P3CMDCA[8] ( 0 )( 0 ))
          (PORT P3CMDCA[9] ( 0 )( 0 ))
          (PORT P3CMDCLK ( 0 )( 0 ))
          (PORT P3CMDEN ( 0 )( 0 ))
          (PORT P3CMDINSTR[0] ( 0 )( 0 ))
          (PORT P3CMDINSTR[1] ( 0 )( 0 ))
          (PORT P3CMDINSTR[2] ( 0 )( 0 ))
          (PORT P3CMDRA[0] ( 0 )( 0 ))
          (PORT P3CMDRA[1] ( 0 )( 0 ))
          (PORT P3CMDRA[10] ( 0 )( 0 ))
          (PORT P3CMDRA[11] ( 0 )( 0 ))
          (PORT P3CMDRA[12] ( 0 )( 0 ))
          (PORT P3CMDRA[13] ( 0 )( 0 ))
          (PORT P3CMDRA[14] ( 0 )( 0 ))
          (PORT P3CMDRA[2] ( 0 )( 0 ))
          (PORT P3CMDRA[3] ( 0 )( 0 ))
          (PORT P3CMDRA[4] ( 0 )( 0 ))
          (PORT P3CMDRA[5] ( 0 )( 0 ))
          (PORT P3CMDRA[6] ( 0 )( 0 ))
          (PORT P3CMDRA[7] ( 0 )( 0 ))
          (PORT P3CMDRA[8] ( 0 )( 0 ))
          (PORT P3CMDRA[9] ( 0 )( 0 ))
          (PORT P3EN ( 0 )( 0 ))
          (PORT P3WRDATA[0] ( 0 )( 0 ))
          (PORT P3WRDATA[1] ( 0 )( 0 ))
          (PORT P3WRDATA[10] ( 0 )( 0 ))
          (PORT P3WRDATA[11] ( 0 )( 0 ))
          (PORT P3WRDATA[12] ( 0 )( 0 ))
          (PORT P3WRDATA[13] ( 0 )( 0 ))
          (PORT P3WRDATA[14] ( 0 )( 0 ))
          (PORT P3WRDATA[15] ( 0 )( 0 ))
          (PORT P3WRDATA[16] ( 0 )( 0 ))
          (PORT P3WRDATA[17] ( 0 )( 0 ))
          (PORT P3WRDATA[18] ( 0 )( 0 ))
          (PORT P3WRDATA[19] ( 0 )( 0 ))
          (PORT P3WRDATA[2] ( 0 )( 0 ))
          (PORT P3WRDATA[20] ( 0 )( 0 ))
          (PORT P3WRDATA[21] ( 0 )( 0 ))
          (PORT P3WRDATA[22] ( 0 )( 0 ))
          (PORT P3WRDATA[23] ( 0 )( 0 ))
          (PORT P3WRDATA[24] ( 0 )( 0 ))
          (PORT P3WRDATA[25] ( 0 )( 0 ))
          (PORT P3WRDATA[26] ( 0 )( 0 ))
          (PORT P3WRDATA[27] ( 0 )( 0 ))
          (PORT P3WRDATA[28] ( 0 )( 0 ))
          (PORT P3WRDATA[29] ( 0 )( 0 ))
          (PORT P3WRDATA[3] ( 0 )( 0 ))
          (PORT P3WRDATA[30] ( 0 )( 0 ))
          (PORT P3WRDATA[31] ( 0 )( 0 ))
          (PORT P3WRDATA[4] ( 0 )( 0 ))
          (PORT P3WRDATA[5] ( 0 )( 0 ))
          (PORT P3WRDATA[6] ( 0 )( 0 ))
          (PORT P3WRDATA[7] ( 0 )( 0 ))
          (PORT P3WRDATA[8] ( 0 )( 0 ))
          (PORT P3WRDATA[9] ( 0 )( 0 ))
          (PORT P3WRMASK[0] ( 0 )( 0 ))
          (PORT P3WRMASK[1] ( 0 )( 0 ))
          (PORT P3WRMASK[2] ( 0 )( 0 ))
          (PORT P3WRMASK[3] ( 0 )( 0 ))
          (PORT P4ARBEN ( 0 )( 0 ))
          (PORT P4CLK ( 0 )( 0 ))
          (PORT P4CMDBA[0] ( 0 )( 0 ))
          (PORT P4CMDBA[1] ( 0 )( 0 ))
          (PORT P4CMDBA[2] ( 0 )( 0 ))
          (PORT P4CMDBL[0] ( 0 )( 0 ))
          (PORT P4CMDBL[1] ( 0 )( 0 ))
          (PORT P4CMDBL[2] ( 0 )( 0 ))
          (PORT P4CMDBL[3] ( 0 )( 0 ))
          (PORT P4CMDBL[4] ( 0 )( 0 ))
          (PORT P4CMDBL[5] ( 0 )( 0 ))
          (PORT P4CMDCA[0] ( 0 )( 0 ))
          (PORT P4CMDCA[1] ( 0 )( 0 ))
          (PORT P4CMDCA[10] ( 0 )( 0 ))
          (PORT P4CMDCA[11] ( 0 )( 0 ))
          (PORT P4CMDCA[2] ( 0 )( 0 ))
          (PORT P4CMDCA[3] ( 0 )( 0 ))
          (PORT P4CMDCA[4] ( 0 )( 0 ))
          (PORT P4CMDCA[5] ( 0 )( 0 ))
          (PORT P4CMDCA[6] ( 0 )( 0 ))
          (PORT P4CMDCA[7] ( 0 )( 0 ))
          (PORT P4CMDCA[8] ( 0 )( 0 ))
          (PORT P4CMDCA[9] ( 0 )( 0 ))
          (PORT P4CMDCLK ( 0 )( 0 ))
          (PORT P4CMDEN ( 0 )( 0 ))
          (PORT P4CMDINSTR[0] ( 0 )( 0 ))
          (PORT P4CMDINSTR[1] ( 0 )( 0 ))
          (PORT P4CMDINSTR[2] ( 0 )( 0 ))
          (PORT P4CMDRA[0] ( 0 )( 0 ))
          (PORT P4CMDRA[1] ( 0 )( 0 ))
          (PORT P4CMDRA[10] ( 0 )( 0 ))
          (PORT P4CMDRA[11] ( 0 )( 0 ))
          (PORT P4CMDRA[12] ( 0 )( 0 ))
          (PORT P4CMDRA[13] ( 0 )( 0 ))
          (PORT P4CMDRA[14] ( 0 )( 0 ))
          (PORT P4CMDRA[2] ( 0 )( 0 ))
          (PORT P4CMDRA[3] ( 0 )( 0 ))
          (PORT P4CMDRA[4] ( 0 )( 0 ))
          (PORT P4CMDRA[5] ( 0 )( 0 ))
          (PORT P4CMDRA[6] ( 0 )( 0 ))
          (PORT P4CMDRA[7] ( 0 )( 0 ))
          (PORT P4CMDRA[8] ( 0 )( 0 ))
          (PORT P4CMDRA[9] ( 0 )( 0 ))
          (PORT P4EN ( 0 )( 0 ))
          (PORT P4WRDATA[0] ( 0 )( 0 ))
          (PORT P4WRDATA[1] ( 0 )( 0 ))
          (PORT P4WRDATA[10] ( 0 )( 0 ))
          (PORT P4WRDATA[11] ( 0 )( 0 ))
          (PORT P4WRDATA[12] ( 0 )( 0 ))
          (PORT P4WRDATA[13] ( 0 )( 0 ))
          (PORT P4WRDATA[14] ( 0 )( 0 ))
          (PORT P4WRDATA[15] ( 0 )( 0 ))
          (PORT P4WRDATA[16] ( 0 )( 0 ))
          (PORT P4WRDATA[17] ( 0 )( 0 ))
          (PORT P4WRDATA[18] ( 0 )( 0 ))
          (PORT P4WRDATA[19] ( 0 )( 0 ))
          (PORT P4WRDATA[2] ( 0 )( 0 ))
          (PORT P4WRDATA[20] ( 0 )( 0 ))
          (PORT P4WRDATA[21] ( 0 )( 0 ))
          (PORT P4WRDATA[22] ( 0 )( 0 ))
          (PORT P4WRDATA[23] ( 0 )( 0 ))
          (PORT P4WRDATA[24] ( 0 )( 0 ))
          (PORT P4WRDATA[25] ( 0 )( 0 ))
          (PORT P4WRDATA[26] ( 0 )( 0 ))
          (PORT P4WRDATA[27] ( 0 )( 0 ))
          (PORT P4WRDATA[28] ( 0 )( 0 ))
          (PORT P4WRDATA[29] ( 0 )( 0 ))
          (PORT P4WRDATA[3] ( 0 )( 0 ))
          (PORT P4WRDATA[30] ( 0 )( 0 ))
          (PORT P4WRDATA[31] ( 0 )( 0 ))
          (PORT P4WRDATA[4] ( 0 )( 0 ))
          (PORT P4WRDATA[5] ( 0 )( 0 ))
          (PORT P4WRDATA[6] ( 0 )( 0 ))
          (PORT P4WRDATA[7] ( 0 )( 0 ))
          (PORT P4WRDATA[8] ( 0 )( 0 ))
          (PORT P4WRDATA[9] ( 0 )( 0 ))
          (PORT P4WRMASK[0] ( 0 )( 0 ))
          (PORT P4WRMASK[1] ( 0 )( 0 ))
          (PORT P4WRMASK[2] ( 0 )( 0 ))
          (PORT P4WRMASK[3] ( 0 )( 0 ))
          (PORT P5ARBEN ( 0 )( 0 ))
          (PORT P5CLK ( 0 )( 0 ))
          (PORT P5CMDBA[0] ( 0 )( 0 ))
          (PORT P5CMDBA[1] ( 0 )( 0 ))
          (PORT P5CMDBA[2] ( 0 )( 0 ))
          (PORT P5CMDBL[0] ( 0 )( 0 ))
          (PORT P5CMDBL[1] ( 0 )( 0 ))
          (PORT P5CMDBL[2] ( 0 )( 0 ))
          (PORT P5CMDBL[3] ( 0 )( 0 ))
          (PORT P5CMDBL[4] ( 0 )( 0 ))
          (PORT P5CMDBL[5] ( 0 )( 0 ))
          (PORT P5CMDCA[0] ( 0 )( 0 ))
          (PORT P5CMDCA[1] ( 0 )( 0 ))
          (PORT P5CMDCA[10] ( 0 )( 0 ))
          (PORT P5CMDCA[11] ( 0 )( 0 ))
          (PORT P5CMDCA[2] ( 0 )( 0 ))
          (PORT P5CMDCA[3] ( 0 )( 0 ))
          (PORT P5CMDCA[4] ( 0 )( 0 ))
          (PORT P5CMDCA[5] ( 0 )( 0 ))
          (PORT P5CMDCA[6] ( 0 )( 0 ))
          (PORT P5CMDCA[7] ( 0 )( 0 ))
          (PORT P5CMDCA[8] ( 0 )( 0 ))
          (PORT P5CMDCA[9] ( 0 )( 0 ))
          (PORT P5CMDCLK ( 0 )( 0 ))
          (PORT P5CMDEN ( 0 )( 0 ))
          (PORT P5CMDINSTR[0] ( 0 )( 0 ))
          (PORT P5CMDINSTR[1] ( 0 )( 0 ))
          (PORT P5CMDINSTR[2] ( 0 )( 0 ))
          (PORT P5CMDRA[0] ( 0 )( 0 ))
          (PORT P5CMDRA[1] ( 0 )( 0 ))
          (PORT P5CMDRA[10] ( 0 )( 0 ))
          (PORT P5CMDRA[11] ( 0 )( 0 ))
          (PORT P5CMDRA[12] ( 0 )( 0 ))
          (PORT P5CMDRA[13] ( 0 )( 0 ))
          (PORT P5CMDRA[14] ( 0 )( 0 ))
          (PORT P5CMDRA[2] ( 0 )( 0 ))
          (PORT P5CMDRA[3] ( 0 )( 0 ))
          (PORT P5CMDRA[4] ( 0 )( 0 ))
          (PORT P5CMDRA[5] ( 0 )( 0 ))
          (PORT P5CMDRA[6] ( 0 )( 0 ))
          (PORT P5CMDRA[7] ( 0 )( 0 ))
          (PORT P5CMDRA[8] ( 0 )( 0 ))
          (PORT P5CMDRA[9] ( 0 )( 0 ))
          (PORT P5EN ( 0 )( 0 ))
          (PORT P5WRDATA[0] ( 0 )( 0 ))
          (PORT P5WRDATA[1] ( 0 )( 0 ))
          (PORT P5WRDATA[10] ( 0 )( 0 ))
          (PORT P5WRDATA[11] ( 0 )( 0 ))
          (PORT P5WRDATA[12] ( 0 )( 0 ))
          (PORT P5WRDATA[13] ( 0 )( 0 ))
          (PORT P5WRDATA[14] ( 0 )( 0 ))
          (PORT P5WRDATA[15] ( 0 )( 0 ))
          (PORT P5WRDATA[16] ( 0 )( 0 ))
          (PORT P5WRDATA[17] ( 0 )( 0 ))
          (PORT P5WRDATA[18] ( 0 )( 0 ))
          (PORT P5WRDATA[19] ( 0 )( 0 ))
          (PORT P5WRDATA[2] ( 0 )( 0 ))
          (PORT P5WRDATA[20] ( 0 )( 0 ))
          (PORT P5WRDATA[21] ( 0 )( 0 ))
          (PORT P5WRDATA[22] ( 0 )( 0 ))
          (PORT P5WRDATA[23] ( 0 )( 0 ))
          (PORT P5WRDATA[24] ( 0 )( 0 ))
          (PORT P5WRDATA[25] ( 0 )( 0 ))
          (PORT P5WRDATA[26] ( 0 )( 0 ))
          (PORT P5WRDATA[27] ( 0 )( 0 ))
          (PORT P5WRDATA[28] ( 0 )( 0 ))
          (PORT P5WRDATA[29] ( 0 )( 0 ))
          (PORT P5WRDATA[3] ( 0 )( 0 ))
          (PORT P5WRDATA[30] ( 0 )( 0 ))
          (PORT P5WRDATA[31] ( 0 )( 0 ))
          (PORT P5WRDATA[4] ( 0 )( 0 ))
          (PORT P5WRDATA[5] ( 0 )( 0 ))
          (PORT P5WRDATA[6] ( 0 )( 0 ))
          (PORT P5WRDATA[7] ( 0 )( 0 ))
          (PORT P5WRDATA[8] ( 0 )( 0 ))
          (PORT P5WRDATA[9] ( 0 )( 0 ))
          (PORT P5WRMASK[0] ( 0 )( 0 ))
          (PORT P5WRMASK[1] ( 0 )( 0 ))
          (PORT P5WRMASK[2] ( 0 )( 0 ))
          (PORT P5WRMASK[3] ( 0 )( 0 ))
          (PORT PLLCE[0] ( 0 )( 0 ))
          (PORT PLLCE[1] ( 0 )( 0 ))
          (PORT PLLCLK[0] ( 0 )( 0 ))
          (PORT PLLCLK[1] ( 0 )( 0 ))
          (PORT PLLLOCK ( 0 )( 0 ))
          (PORT RECAL ( 0 )( 0 ))
          (PORT SELFREFRESHENTER ( 0 )( 0 ))
          (PORT SYSRST ( 0 )( 0 ))
          (PORT UDQSIOIN (0:0:2))
          (PORT UDQSIOIP (0:0:2))
          (PORT UIADD ( 0 )( 0 ))
          (PORT UIADDR[0] ( 0 )( 0 ))
          (PORT UIADDR[1] ( 0 )( 0 ))
          (PORT UIADDR[2] ( 0 )( 0 ))
          (PORT UIADDR[3] ( 0 )( 0 ))
          (PORT UIADDR[4] ( 0 )( 0 ))
          (PORT UIBROADCAST ( 0 )( 0 ))
          (PORT UICLK ( 0 )( 0 ))
          (PORT UICMD ( 0 )( 0 ))
          (PORT UICMDEN ( 0 )( 0 ))
          (PORT UICMDIN ( 0 )( 0 ))
          (PORT UICS ( 0 )( 0 ))
          (PORT UIDONECAL ( 0 )( 0 ))
          (PORT UIDQCOUNT[0] ( 0 )( 0 ))
          (PORT UIDQCOUNT[1] ( 0 )( 0 ))
          (PORT UIDQCOUNT[2] ( 0 )( 0 ))
          (PORT UIDQCOUNT[3] ( 0 )( 0 ))
          (PORT UIDQLOWERDEC ( 0 )( 0 ))
          (PORT UIDQLOWERINC ( 0 )( 0 ))
          (PORT UIDQUPPERDEC ( 0 )( 0 ))
          (PORT UIDQUPPERINC ( 0 )( 0 ))
          (PORT UIDRPUPDATE ( 0 )( 0 ))
          (PORT UILDQSDEC ( 0 )( 0 ))
          (PORT UILDQSINC ( 0 )( 0 ))
          (PORT UIREAD ( 0 )( 0 ))
          (PORT UISDI ( 0 )( 0 ))
          (PORT UIUDQSDEC ( 0 )( 0 ))
          (PORT UIUDQSINC ( 0 )( 0 ))
          (IOPATH P0CMDCLK P0CMDEMPTY (448:1080:1080)(448:1080:1080))
          (IOPATH P0CMDCLK P0CMDFULL (470:1130:1130)(470:1130:1130))
          (IOPATH P0RDCLK P0RDCOUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P0RDCLK P0RDCOUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P0RDCLK P0RDCOUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P0RDCLK P0RDCOUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P0RDCLK P0RDCOUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P0RDCLK P0RDCOUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P0RDCLK P0RDCOUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P0RDCLK P0RDDATA[0] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[1] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[10] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[11] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[12] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[13] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[14] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[15] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[16] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[17] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[18] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[19] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[2] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[20] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[21] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[22] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[23] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[24] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[25] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[26] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[27] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[28] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[29] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[3] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[30] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[31] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[4] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[5] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[6] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[7] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[8] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDDATA[9] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P0RDCLK P0RDEMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P0RDCLK P0RDERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P0RDCLK P0RDFULL (960:2310:2310)(960:2310:2310))
          (IOPATH P0RDCLK P0RDOVERFLOW (436:1050:1050)(436:1050:1050))
          (IOPATH P0WRCLK P0WRCOUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P0WRCLK P0WRCOUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P0WRCLK P0WRCOUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P0WRCLK P0WRCOUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P0WRCLK P0WRCOUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P0WRCLK P0WRCOUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P0WRCLK P0WRCOUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P0WRCLK P0WREMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P0WRCLK P0WRERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P0WRCLK P0WRFULL (960:2310:2310)(960:2310:2310))
          (IOPATH P0WRCLK P0WRUNDERRUN (441:1060:1060)(441:1060:1060))
          (IOPATH P1CMDCLK P1CMDEMPTY (448:1080:1080)(448:1080:1080))
          (IOPATH P1CMDCLK P1CMDFULL (470:1130:1130)(470:1130:1130))
          (IOPATH P1RDCLK P1RDCOUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P1RDCLK P1RDCOUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P1RDCLK P1RDCOUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P1RDCLK P1RDCOUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P1RDCLK P1RDCOUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P1RDCLK P1RDCOUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P1RDCLK P1RDCOUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P1RDCLK P1RDDATA[0] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[1] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[10] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[11] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[12] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[13] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[14] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[15] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[16] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[17] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[18] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[19] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[2] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[20] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[21] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[22] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[23] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[24] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[25] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[26] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[27] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[28] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[29] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[3] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[30] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[31] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[4] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[5] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[6] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[7] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[8] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDDATA[9] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P1RDCLK P1RDEMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P1RDCLK P1RDERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P1RDCLK P1RDFULL (960:2310:2310)(960:2310:2310))
          (IOPATH P1RDCLK P1RDOVERFLOW (436:1050:1050)(436:1050:1050))
          (IOPATH P1WRCLK P1WRCOUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P1WRCLK P1WRCOUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P1WRCLK P1WRCOUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P1WRCLK P1WRCOUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P1WRCLK P1WRCOUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P1WRCLK P1WRCOUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P1WRCLK P1WRCOUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P1WRCLK P1WREMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P1WRCLK P1WRERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P1WRCLK P1WRFULL (960:2310:2310)(960:2310:2310))
          (IOPATH P1WRCLK P1WRUNDERRUN (441:1060:1060)(441:1060:1060))
          (IOPATH P2CLK P2COUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P2CLK P2COUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P2CLK P2COUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P2CLK P2COUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P2CLK P2COUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P2CLK P2COUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P2CLK P2COUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P2CLK P2EMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P2CLK P2ERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P2CLK P2FULL (960:2310:2310)(960:2310:2310))
          (IOPATH P2CLK P2RDDATA[0] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[1] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[10] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[11] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[12] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[13] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[14] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[15] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[16] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[17] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[18] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[19] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[2] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[20] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[21] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[22] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[23] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[24] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[25] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[26] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[27] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[28] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[29] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[3] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[30] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[31] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[4] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[5] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[6] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[7] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[8] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDDATA[9] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P2CLK P2RDOVERFLOW (436:1050:1050)(436:1050:1050))
          (IOPATH P2CLK P2WRUNDERRUN (441:1060:1060)(441:1060:1060))
          (IOPATH P2CMDCLK P2CMDEMPTY (448:1080:1080)(448:1080:1080))
          (IOPATH P2CMDCLK P2CMDFULL (470:1130:1130)(470:1130:1130))
          (IOPATH P3CLK P3COUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P3CLK P3COUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P3CLK P3COUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P3CLK P3COUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P3CLK P3COUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P3CLK P3COUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P3CLK P3COUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P3CLK P3EMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P3CLK P3ERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P3CLK P3FULL (960:2310:2310)(960:2310:2310))
          (IOPATH P3CLK P3RDDATA[0] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[1] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[10] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[11] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[12] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[13] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[14] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[15] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[16] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[17] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[18] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[19] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[2] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[20] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[21] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[22] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[23] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[24] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[25] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[26] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[27] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[28] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[29] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[3] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[30] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[31] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[4] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[5] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[6] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[7] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[8] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDDATA[9] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P3CLK P3RDOVERFLOW (436:1050:1050)(436:1050:1050))
          (IOPATH P3CLK P3WRUNDERRUN (441:1060:1060)(441:1060:1060))
          (IOPATH P3CMDCLK P3CMDEMPTY (448:1080:1080)(448:1080:1080))
          (IOPATH P3CMDCLK P3CMDFULL (470:1130:1130)(470:1130:1130))
          (IOPATH P4CLK P4COUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P4CLK P4COUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P4CLK P4COUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P4CLK P4COUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P4CLK P4COUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P4CLK P4COUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P4CLK P4COUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P4CLK P4EMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P4CLK P4ERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P4CLK P4FULL (960:2310:2310)(960:2310:2310))
          (IOPATH P4CLK P4RDDATA[0] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[1] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[10] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[11] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[12] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[13] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[14] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[15] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[16] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[17] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[18] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[19] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[2] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[20] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[21] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[22] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[23] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[24] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[25] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[26] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[27] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[28] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[29] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[3] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[30] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[31] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[4] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[5] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[6] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[7] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[8] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDDATA[9] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P4CLK P4RDOVERFLOW (436:1050:1050)(436:1050:1050))
          (IOPATH P4CLK P4WRUNDERRUN (441:1060:1060)(441:1060:1060))
          (IOPATH P4CMDCLK P4CMDEMPTY (448:1080:1080)(448:1080:1080))
          (IOPATH P4CMDCLK P4CMDFULL (470:1130:1130)(470:1130:1130))
          (IOPATH P5CLK P5COUNT[0] (519:1250:1250)(519:1250:1250))
          (IOPATH P5CLK P5COUNT[1] (519:1250:1250)(519:1250:1250))
          (IOPATH P5CLK P5COUNT[2] (519:1250:1250)(519:1250:1250))
          (IOPATH P5CLK P5COUNT[3] (519:1250:1250)(519:1250:1250))
          (IOPATH P5CLK P5COUNT[4] (519:1250:1250)(519:1250:1250))
          (IOPATH P5CLK P5COUNT[5] (519:1250:1250)(519:1250:1250))
          (IOPATH P5CLK P5COUNT[6] (519:1250:1250)(519:1250:1250))
          (IOPATH P5CLK P5EMPTY (944:2270:2270)(944:2270:2270))
          (IOPATH P5CLK P5ERROR (470:1130:1130)(470:1130:1130))
          (IOPATH P5CLK P5FULL (960:2310:2310)(960:2310:2310))
          (IOPATH P5CLK P5RDDATA[0] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[1] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[10] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[11] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[12] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[13] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[14] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[15] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[16] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[17] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[18] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[19] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[2] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[20] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[21] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[22] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[23] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[24] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[25] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[26] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[27] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[28] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[29] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[3] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[30] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[31] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[4] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[5] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[6] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[7] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[8] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDDATA[9] (1122:2700:2700)(1122:2700:2700))
          (IOPATH P5CLK P5RDOVERFLOW (436:1050:1050)(436:1050:1050))
          (IOPATH P5CLK P5WRUNDERRUN (441:1060:1060)(441:1060:1060))
          (IOPATH P5CMDCLK P5CMDEMPTY (448:1080:1080)(448:1080:1080))
          (IOPATH P5CMDCLK P5CMDFULL (470:1130:1130)(470:1130:1130))
          (IOPATH PLLCLK[1] SELFREFRESHMODE (415:1000:1000)(415:1000:1000))
          (IOPATH UICLK IOIDRPADD (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPADDR[0] (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPADDR[1] (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPADDR[2] (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPADDR[3] (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPADDR[4] (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPBROADCAST (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPCLK (456:1100:1100)(456:1100:1100))
          (IOPATH UICLK IOIDRPCS (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPSDO (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK IOIDRPUPDATE (519:1250:1250)(519:1250:1250))
          (IOPATH UICLK UOCALSTART (208:500:500)(208:500:500))
          (IOPATH UICLK UOCMDREADYIN (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[0] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[1] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[2] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[3] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[4] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[5] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[6] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATA[7] (208:500:500)(208:500:500))
          (IOPATH UICLK UODATAVALID (208:500:500)(208:500:500))
          (IOPATH UICLK UODONECAL (208:500:500)(208:500:500))
          (IOPATH UICLK UOREFRSHFLAG (208:500:500)(208:500:500))
          (IOPATH UICLK UOSDO (208:500:500)(208:500:500))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge UICLK) (1000))
        (SETUPHOLD(posedge IOIDRPSDI) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge IOIDRPSDI) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIADD) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIADD) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIADDR[0]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(negedge UIADDR[0]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(posedge UIADDR[1]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(negedge UIADDR[1]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(posedge UIADDR[2]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(negedge UIADDR[2]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(posedge UIADDR[3]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(negedge UIADDR[3]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(posedge UIADDR[4]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(negedge UIADDR[4]) (posedge UICLK) (662:1500:1500)(0))
        (SETUPHOLD(posedge UIBROADCAST) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIBROADCAST) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UICMD) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UICMD) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UICMDEN) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UICMDEN) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UICMDIN) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UICMDIN) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UICS) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UICS) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDONECAL) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDONECAL) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQCOUNT[0]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQCOUNT[0]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQCOUNT[1]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQCOUNT[1]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQCOUNT[2]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQCOUNT[2]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQCOUNT[3]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQCOUNT[3]) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQLOWERDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQLOWERDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQLOWERINC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQLOWERINC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQUPPERDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQUPPERDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDQUPPERINC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDQUPPERINC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIDRPUPDATE) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIDRPUPDATE) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UILDQSDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UILDQSDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UILDQSINC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UILDQSINC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIREAD) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIREAD) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UISDI) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UISDI) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIUDQSDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIUDQSDEC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(posedge UIUDQSINC) (posedge UICLK) (175:500:500)(0))
        (SETUPHOLD(negedge UIUDQSINC) (posedge UICLK) (175:500:500)(0))
        (PERIOD (posedge PLLCLK[1]) (1499))
        (SETUPHOLD(posedge P0ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(negedge P0ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(posedge P1ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(negedge P1ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(posedge P2ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(negedge P2ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(posedge P3ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(negedge P3ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(posedge P4ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(negedge P4ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(posedge P5ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(negedge P5ARBEN) (posedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(posedge PLLCE[1]) (posedge PLLCLK[1]) (84:191:191)(-35))
        (SETUPHOLD(negedge PLLCE[1]) (posedge PLLCLK[1]) (84:191:191)(-35))
        (SETUPHOLD(posedge PLLLOCK) (posedge PLLCLK[1]) (176:400:400)(0))
        (SETUPHOLD(negedge PLLLOCK) (posedge PLLCLK[1]) (176:400:400)(0))
        (SETUPHOLD(posedge RECAL) (posedge PLLCLK[1]) (175:500:500)(0))
        (SETUPHOLD(negedge RECAL) (posedge PLLCLK[1]) (175:500:500)(0))
        (SETUPHOLD(posedge SELFREFRESHENTER) (negedge PLLCLK[1]) (221:500:500)(0))
        (SETUPHOLD(negedge SELFREFRESHENTER) (negedge PLLCLK[1]) (221:500:500)(0))
        (PERIOD (posedge P0CMDCLK) (1500))
        (SETUPHOLD(posedge P0CMDBA[0]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDBA[0]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDBA[1]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDBA[1]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDBA[2]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDBA[2]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDBL[0]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDBL[0]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDBL[1]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDBL[1]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDBL[2]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDBL[2]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDBL[3]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDBL[3]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDBL[4]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDBL[4]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDBL[5]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDBL[5]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDCA[0]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[0]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[1]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[1]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[10]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[10]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[11]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[11]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[2]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[2]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[3]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[3]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[4]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[4]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[5]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[5]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[6]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[6]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[7]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[7]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[8]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[8]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDCA[9]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDCA[9]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDEN) (posedge P0CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(negedge P0CMDEN) (posedge P0CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(posedge P0CMDINSTR[0]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDINSTR[0]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDINSTR[1]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDINSTR[1]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDINSTR[2]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P0CMDINSTR[2]) (posedge P0CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P0CMDRA[0]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[0]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[1]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[1]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[10]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[10]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[11]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[11]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[12]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[12]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[13]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[13]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[14]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[14]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[2]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[2]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[3]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[3]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[4]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[4]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[5]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[5]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[6]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[6]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[7]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[7]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[8]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[8]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P0CMDRA[9]) (posedge P0CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P0CMDRA[9]) (posedge P0CMDCLK) (76:216:216)(-29))
        (PERIOD (posedge P0RDCLK) (1000))
        (SETUPHOLD(posedge P0RDEN) (posedge P0RDCLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P0RDEN) (posedge P0RDCLK) (116:332:332)(-94))
        (PERIOD (posedge P0WRCLK) (1000))
        (SETUPHOLD(posedge P0RWRMASK[0]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0RWRMASK[0]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0RWRMASK[1]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0RWRMASK[1]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0RWRMASK[2]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0RWRMASK[2]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0RWRMASK[3]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0RWRMASK[3]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[0]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[0]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[1]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[1]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[10]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[10]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[11]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[11]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[12]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[12]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[13]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[13]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[14]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[14]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[15]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[15]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[16]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[16]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[17]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[17]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[18]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[18]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[19]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[19]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[2]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[2]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[20]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[20]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[21]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[21]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[22]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[22]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[23]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[23]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[24]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[24]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[25]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[25]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[26]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[26]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[27]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[27]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[28]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[28]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[29]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[29]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[3]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[3]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[30]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[30]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[31]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[31]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[4]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[4]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[5]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[5]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[6]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[6]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[7]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[7]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[8]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[8]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WRDATA[9]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P0WRDATA[9]) (posedge P0WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P0WREN) (posedge P0WRCLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P0WREN) (posedge P0WRCLK) (116:332:332)(-94))
        (PERIOD (posedge P1CMDCLK) (1500))
        (SETUPHOLD(posedge P1CMDBA[0]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDBA[0]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDBA[1]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDBA[1]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDBA[2]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDBA[2]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDBL[0]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDBL[0]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDBL[1]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDBL[1]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDBL[2]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDBL[2]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDBL[3]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDBL[3]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDBL[4]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDBL[4]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDBL[5]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDBL[5]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDCA[0]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[0]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[1]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[1]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[10]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[10]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[11]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[11]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[2]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[2]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[3]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[3]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[4]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[4]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[5]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[5]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[6]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[6]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[7]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[7]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[8]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[8]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDCA[9]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDCA[9]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDEN) (posedge P1CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(negedge P1CMDEN) (posedge P1CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(posedge P1CMDINSTR[0]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDINSTR[0]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDINSTR[1]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDINSTR[1]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDINSTR[2]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P1CMDINSTR[2]) (posedge P1CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P1CMDRA[0]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[0]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[1]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[1]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[10]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[10]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[11]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[11]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[12]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[12]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[13]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[13]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[14]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[14]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[2]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[2]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[3]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[3]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[4]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[4]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[5]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[5]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[6]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[6]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[7]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[7]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[8]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[8]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P1CMDRA[9]) (posedge P1CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P1CMDRA[9]) (posedge P1CMDCLK) (76:216:216)(-29))
        (PERIOD (posedge P1RDCLK) (1000))
        (SETUPHOLD(posedge P1RDEN) (posedge P1RDCLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P1RDEN) (posedge P1RDCLK) (116:332:332)(-94))
        (PERIOD (posedge P1WRCLK) (1000))
        (SETUPHOLD(posedge P1RWRMASK[0]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1RWRMASK[0]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1RWRMASK[1]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1RWRMASK[1]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1RWRMASK[2]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1RWRMASK[2]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1RWRMASK[3]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1RWRMASK[3]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[0]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[0]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[1]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[1]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[10]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[10]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[11]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[11]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[12]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[12]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[13]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[13]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[14]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[14]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[15]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[15]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[16]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[16]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[17]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[17]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[18]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[18]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[19]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[19]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[2]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[2]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[20]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[20]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[21]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[21]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[22]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[22]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[23]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[23]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[24]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[24]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[25]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[25]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[26]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[26]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[27]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[27]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[28]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[28]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[29]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[29]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[3]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[3]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[30]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[30]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[31]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[31]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[4]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[4]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[5]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[5]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[6]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[6]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[7]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[7]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[8]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[8]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WRDATA[9]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P1WRDATA[9]) (posedge P1WRCLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P1WREN) (posedge P1WRCLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P1WREN) (posedge P1WRCLK) (116:332:332)(-94))
        (PERIOD (posedge P2CMDCLK) (1500))
        (SETUPHOLD(posedge P2CMDBA[0]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDBA[0]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDBA[1]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDBA[1]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDBA[2]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDBA[2]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDBL[0]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDBL[0]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDBL[1]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDBL[1]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDBL[2]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDBL[2]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDBL[3]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDBL[3]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDBL[4]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDBL[4]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDBL[5]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDBL[5]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDCA[0]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[0]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[1]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[1]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[10]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[10]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[11]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[11]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[2]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[2]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[3]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[3]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[4]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[4]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[5]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[5]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[6]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[6]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[7]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[7]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[8]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[8]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDCA[9]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDCA[9]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDEN) (posedge P2CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(negedge P2CMDEN) (posedge P2CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(posedge P2CMDINSTR[0]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDINSTR[0]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDINSTR[1]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDINSTR[1]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDINSTR[2]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P2CMDINSTR[2]) (posedge P2CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P2CMDRA[0]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[0]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[1]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[1]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[10]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[10]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[11]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[11]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[12]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[12]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[13]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[13]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[14]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[14]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[2]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[2]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[3]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[3]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[4]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[4]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[5]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[5]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[6]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[6]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[7]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[7]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[8]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[8]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P2CMDRA[9]) (posedge P2CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P2CMDRA[9]) (posedge P2CMDCLK) (76:216:216)(-29))
        (PERIOD (posedge P2CLK) (1000))
        (SETUPHOLD(posedge P2EN) (posedge P2CLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P2EN) (posedge P2CLK) (116:332:332)(-94))
        (SETUPHOLD(posedge P2WRDATA[0]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[0]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[1]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[1]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[10]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[10]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[11]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[11]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[12]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[12]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[13]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[13]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[14]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[14]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[15]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[15]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[16]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[16]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[17]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[17]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[18]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[18]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[19]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[19]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[2]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[2]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[20]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[20]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[21]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[21]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[22]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[22]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[23]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[23]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[24]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[24]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[25]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[25]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[26]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[26]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[27]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[27]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[28]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[28]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[29]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[29]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[3]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[3]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[30]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[30]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[31]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[31]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[4]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[4]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[5]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[5]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[6]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[6]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[7]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[7]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[8]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[8]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRDATA[9]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRDATA[9]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRMASK[0]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRMASK[0]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRMASK[1]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRMASK[1]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRMASK[2]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRMASK[2]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P2WRMASK[3]) (posedge P2CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P2WRMASK[3]) (posedge P2CLK) (174:511:511)(-45))
        (PERIOD (posedge P3CMDCLK) (1500))
        (SETUPHOLD(posedge P3CMDBA[0]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDBA[0]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDBA[1]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDBA[1]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDBA[2]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDBA[2]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDBL[0]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDBL[0]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDBL[1]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDBL[1]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDBL[2]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDBL[2]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDBL[3]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDBL[3]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDBL[4]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDBL[4]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDBL[5]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDBL[5]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDCA[0]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[0]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[1]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[1]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[10]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[10]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[11]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[11]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[2]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[2]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[3]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[3]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[4]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[4]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[5]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[5]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[6]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[6]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[7]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[7]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[8]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[8]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDCA[9]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDCA[9]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDEN) (posedge P3CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(negedge P3CMDEN) (posedge P3CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(posedge P3CMDINSTR[0]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDINSTR[0]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDINSTR[1]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDINSTR[1]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDINSTR[2]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P3CMDINSTR[2]) (posedge P3CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P3CMDRA[0]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[0]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[1]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[1]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[10]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[10]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[11]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[11]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[12]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[12]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[13]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[13]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[14]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[14]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[2]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[2]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[3]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[3]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[4]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[4]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[5]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[5]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[6]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[6]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[7]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[7]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[8]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[8]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P3CMDRA[9]) (posedge P3CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P3CMDRA[9]) (posedge P3CMDCLK) (76:216:216)(-29))
        (PERIOD (posedge P3CLK) (1000))
        (SETUPHOLD(posedge P3EN) (posedge P3CLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P3EN) (posedge P3CLK) (116:332:332)(-94))
        (SETUPHOLD(posedge P3WRDATA[0]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[0]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[1]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[1]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[10]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[10]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[11]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[11]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[12]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[12]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[13]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[13]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[14]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[14]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[15]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[15]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[16]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[16]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[17]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[17]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[18]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[18]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[19]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[19]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[2]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[2]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[20]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[20]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[21]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[21]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[22]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[22]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[23]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[23]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[24]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[24]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[25]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[25]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[26]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[26]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[27]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[27]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[28]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[28]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[29]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[29]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[3]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[3]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[30]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[30]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[31]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[31]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[4]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[4]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[5]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[5]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[6]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[6]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[7]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[7]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[8]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[8]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRDATA[9]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRDATA[9]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRMASK[0]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRMASK[0]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRMASK[1]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRMASK[1]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRMASK[2]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRMASK[2]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P3WRMASK[3]) (posedge P3CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P3WRMASK[3]) (posedge P3CLK) (174:511:511)(-45))
        (PERIOD (posedge P4CMDCLK) (1500))
        (SETUPHOLD(posedge P4CMDBA[0]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDBA[0]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDBA[1]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDBA[1]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDBA[2]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDBA[2]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDBL[0]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDBL[0]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDBL[1]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDBL[1]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDBL[2]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDBL[2]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDBL[3]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDBL[3]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDBL[4]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDBL[4]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDBL[5]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDBL[5]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDCA[0]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[0]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[1]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[1]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[10]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[10]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[11]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[11]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[2]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[2]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[3]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[3]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[4]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[4]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[5]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[5]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[6]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[6]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[7]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[7]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[8]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[8]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDCA[9]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDCA[9]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDEN) (posedge P4CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(negedge P4CMDEN) (posedge P4CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(posedge P4CMDINSTR[0]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDINSTR[0]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDINSTR[1]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDINSTR[1]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDINSTR[2]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P4CMDINSTR[2]) (posedge P4CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P4CMDRA[0]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[0]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[1]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[1]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[10]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[10]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[11]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[11]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[12]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[12]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[13]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[13]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[14]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[14]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[2]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[2]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[3]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[3]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[4]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[4]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[5]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[5]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[6]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[6]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[7]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[7]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[8]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[8]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P4CMDRA[9]) (posedge P4CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P4CMDRA[9]) (posedge P4CMDCLK) (76:216:216)(-29))
        (PERIOD (posedge P4CLK) (1000))
        (SETUPHOLD(posedge P4EN) (posedge P4CLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P4EN) (posedge P4CLK) (116:332:332)(-94))
        (SETUPHOLD(posedge P4WRDATA[0]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[0]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[1]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[1]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[10]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[10]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[11]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[11]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[12]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[12]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[13]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[13]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[14]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[14]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[15]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[15]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[16]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[16]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[17]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[17]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[18]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[18]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[19]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[19]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[2]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[2]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[20]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[20]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[21]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[21]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[22]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[22]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[23]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[23]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[24]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[24]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[25]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[25]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[26]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[26]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[27]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[27]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[28]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[28]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[29]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[29]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[3]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[3]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[30]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[30]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[31]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[31]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[4]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[4]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[5]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[5]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[6]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[6]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[7]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[7]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[8]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[8]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRDATA[9]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRDATA[9]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRMASK[0]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRMASK[0]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRMASK[1]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRMASK[1]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRMASK[2]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRMASK[2]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P4WRMASK[3]) (posedge P4CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P4WRMASK[3]) (posedge P4CLK) (174:511:511)(-45))
        (PERIOD (posedge P5CMDCLK) (1500))
        (SETUPHOLD(posedge P5CMDBA[0]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDBA[0]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDBA[1]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDBA[1]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDBA[2]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDBA[2]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDBL[0]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDBL[0]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDBL[1]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDBL[1]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDBL[2]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDBL[2]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDBL[3]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDBL[3]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDBL[4]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDBL[4]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDBL[5]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDBL[5]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDCA[0]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[0]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[1]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[1]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[10]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[10]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[11]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[11]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[2]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[2]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[3]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[3]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[4]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[4]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[5]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[5]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[6]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[6]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[7]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[7]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[8]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[8]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDCA[9]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDCA[9]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDEN) (posedge P5CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(negedge P5CMDEN) (posedge P5CMDCLK) (119:339:339)(-88))
        (SETUPHOLD(posedge P5CMDINSTR[0]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDINSTR[0]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDINSTR[1]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDINSTR[1]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDINSTR[2]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(negedge P5CMDINSTR[2]) (posedge P5CMDCLK) (66:190:190)(-35))
        (SETUPHOLD(posedge P5CMDRA[0]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[0]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[1]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[1]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[10]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[10]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[11]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[11]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[12]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[12]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[13]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[13]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[14]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[14]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[2]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[2]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[3]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[3]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[4]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[4]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[5]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[5]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[6]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[6]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[7]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[7]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[8]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[8]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(posedge P5CMDRA[9]) (posedge P5CMDCLK) (76:216:216)(-29))
        (SETUPHOLD(negedge P5CMDRA[9]) (posedge P5CMDCLK) (76:216:216)(-29))
        (PERIOD (posedge P5CLK) (1000))
        (SETUPHOLD(posedge P5EN) (posedge P5CLK) (116:332:332)(-94))
        (SETUPHOLD(negedge P5EN) (posedge P5CLK) (116:332:332)(-94))
        (SETUPHOLD(posedge P5WRDATA[0]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[0]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[1]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[1]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[10]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[10]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[11]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[11]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[12]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[12]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[13]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[13]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[14]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[14]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[15]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[15]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[16]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[16]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[17]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[17]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[18]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[18]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[19]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[19]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[2]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[2]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[20]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[20]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[21]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[21]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[22]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[22]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[23]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[23]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[24]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[24]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[25]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[25]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[26]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[26]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[27]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[27]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[28]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[28]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[29]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[29]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[3]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[3]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[30]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[30]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[31]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[31]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[4]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[4]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[5]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[5]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[6]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[6]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[7]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[7]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[8]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[8]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRDATA[9]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRDATA[9]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRMASK[0]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRMASK[0]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRMASK[1]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRMASK[1]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRMASK[2]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRMASK[2]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(posedge P5WRMASK[3]) (posedge P5CLK) (174:511:511)(-45))
        (SETUPHOLD(negedge P5WRMASK[3]) (posedge P5CLK) (174:511:511)(-45))
        (PERIOD (posedge PLLCLK[0]) (1499))
        (SETUPHOLD(posedge PLLCE[0]) (posedge PLLCLK[0]) (84:191:191)(-35))
        (SETUPHOLD(negedge PLLCE[0]) (posedge PLLCLK[0]) (84:191:191)(-35))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (599:599:1536)(599:599:1536))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK SDO (787:1415:1415)(787:1415:1415))
          (IOPATH T TOUT (920:1305:1305)(920:1305:1305))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[14\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:1505)(568:568:1505))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[14\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (678:678:1693))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ck_0\/N\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ck_0\/N)
      (DELAY
        (ABSOLUTE
          (PORT OCE (247:247:519))
          (PORT IOCE (701:701:1716))
          (IOPATH CLK0 OQ (625:938:938)(625:938:938))
          (IOPATH CLK0 TQ (625:938:938)(625:938:938))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_10\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1552)(615:615:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_10)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_11\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1552)(615:615:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_11)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_12\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1552)(615:615:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_12)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_13\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1552)(615:615:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_13)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_14\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (606:606:1543)(606:606:1543))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_14)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_15\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (606:606:1543)(606:606:1543))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_15)
      (DELAY
        (ABSOLUTE
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[1\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[1\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[0\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[0\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_dqsn_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:1505)(568:568:1505))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_dqsn_0)
      (DELAY
        (ABSOLUTE
          (PORT T1 (0:0:2))
          (PORT IOCE (678:678:1693))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_dqsp_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:1505)(568:568:1505))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_dqsp_0)
      (DELAY
        (ABSOLUTE
          (PORT T1 (0:0:2))
          (PORT IOCE (678:678:1693))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_cas_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_cas_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_cke_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:1502)(565:565:1502))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_cke_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT OCE (1135:1135:1954))
          (PORT IOCE (680:680:1695))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[0\]\.ioi_ba_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[0\]\.ioi_ba_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ldm_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ldm_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ras_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ras_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[6\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[6\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_udm_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_udm_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[10\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[10\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[4\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[4\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[1\]\.ioi_ba_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[1\]\.ioi_ba_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[11\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[11\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (682:682:1697))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[8\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[8\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[4\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[4\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[2\]\.ioi_ba_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[2\]\.ioi_ba_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[15\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:1505)(568:568:1505))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[15\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (678:678:1693))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[9\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[9\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_ldm\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_ldm)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[1\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[1\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_udm\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (625:625:1562)(625:625:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_udm)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsn_0\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (606:606:1543)(606:606:1543))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsn_0)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsp_0\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (606:606:1543)(606:606:1543))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsp_0)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_infrastructure_inst\/u_pll_adv\/RSTINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_infrastructure_inst\/u_pll_adv\/CLKFBIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (92:92:222))
        )
      )
  )
  (CELL (CELLTYPE "X_PLL_ADV")
    (INSTANCE vram\/u_ramModule\/memc3_infrastructure_inst\/u_pll_adv)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKIN1 LOCKED (1224:1300:1300)(1224:1300:1300))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge DADDR[0]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DADDR[0]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DADDR[1]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DADDR[1]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DADDR[2]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DADDR[2]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DADDR[3]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DADDR[3]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DADDR[4]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DADDR[4]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DEN) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DEN) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[0]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[0]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[1]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[1]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[10]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[10]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[11]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[11]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[12]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[12]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[13]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[13]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[14]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[14]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[15]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[15]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[2]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[2]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[3]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[3]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[4]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[4]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[5]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[5]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[6]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[6]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[7]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[7]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[8]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[8]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DI[9]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DI[9]) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(posedge DWE) (posedge DCLK) (529:1044:1044)(0))
        (SETUPHOLD(negedge DWE) (posedge DCLK) (529:1044:1044)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_udqsn_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:1505)(568:568:1505))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_udqsn_0)
      (DELAY
        (ABSOLUTE
          (PORT T1 (0:0:2))
          (PORT IOCE (678:678:1693))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_udqsp_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (568:568:1505)(568:568:1505))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_udqsp_0)
      (DELAY
        (ABSOLUTE
          (PORT T1 (0:0:2))
          (PORT IOCE (678:678:1693))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUFPLL_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_infrastructure_inst\/BUFPLL_MCB1)
      (DELAY
        (ABSOLUTE
          (IOPATH PLLIN0 IOCLK0 (110:245:245)(110:245:245))
          (IOPATH PLLIN0 LOCK (285:603:603)(285:603:603))
          (IOPATH PLLIN0 SERDESSTROBE0 (223:475:475)(223:475:475))
          (IOPATH PLLIN1 IOCLK1 (110:245:245)(110:245:245))
          (IOPATH PLLIN1 SERDESSTROBE1 (223:475:475)(223:475:475))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ck_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ck_0)
      (DELAY
        (ABSOLUTE
          (PORT OCE (376:376:686))
          (PORT IOCE (701:701:1716))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[5\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[5\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_we_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_we_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[2\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[2\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[12\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[12\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (682:682:1697))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUFIO2")
    (INSTANCE SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I DIVCLK (122:111:111)(122:111:111))
          (IOPATH I IOCLK (103:230:230)(103:230:230))
          (IOPATH I SERDESSTROBE (293:600:600)(293:600:600))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[7\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[7\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (692:692:1707))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clk50m_bufgbufg)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[9\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[9\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[11\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (565:565:1502)(565:565:1502))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[11\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (680:680:1695))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUFIO2")
    (INSTANCE sysclk_div)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I DIVCLK (307:665:665)(307:665:665))
          (IOPATH I IOCLK (53:96:96)(53:96:96))
          (IOPATH I SERDESSTROBE (290:595:595)(290:595:595))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE HDMI\/pclkx2bufg)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[2\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[2\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUFPLL")
    (INSTANCE HDMI\/ioclk_buf)
      (DELAY
        (ABSOLUTE
          (IOPATH PLLIN IOCLK (110:245:245)(110:245:245))
          (IOPATH PLLIN LOCK (285:603:603)(285:603:603))
          (IOPATH PLLIN SERDESSTROBE (223:475:475)(223:475:475))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/oserdes0\/oserdes_m\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/oserdes0\/oserdes_m)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (628:628:1656))
          (IOPATH CLK0 OQ (625:938:938)(625:938:938))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/oserdes0\/oserdes_s\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/oserdes0\/oserdes_s)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (628:628:1656))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:75)(87:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:75)(87:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:78)(86:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:78)(86:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:60)(84:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:60)(84:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[0\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[0\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsn_0\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (606:606:1543)(606:606:1543))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsn_0)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsp_0\/IOCLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (606:606:1543)(606:606:1543))
        )
      )
  )
  (CELL (CELLTYPE "X_IODRP2_MCB")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsp_0)
      (DELAY
        (ABSOLUTE
          (PORT AUXSDOIN (21:21:23))
          (PORT SDI (0:0:2))
          (PORT BKST (0:0:2))
          (PORT MEMUPDATE (0:0:2))
          (PORT CLK (0:0:2))
          (PORT ADD (0:0:2))
          (PORT CS (0:0:2))
          (PORT AUXADDR[4] (0:0:2))
          (PORT AUXADDR[3] (0:0:2))
          (PORT AUXADDR[2] (0:0:2))
          (PORT AUXADDR[1] (0:0:2))
          (PORT AUXADDR[0] (0:0:2))
          (IOPATH T TOUT (80:85:85)(80:85:85))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(negedge ADD) (posedge CLK) (211:278:278)(-61:-138:-138))
        (SETUPHOLD(posedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(negedge BKST) (posedge CLK) (95:117:117)(-7:-22:-22))
        (SETUPHOLD(posedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(negedge CS) (posedge CLK) (78:92:92)(25:18:18))
        (SETUPHOLD(posedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
        (SETUPHOLD(negedge SDI) (posedge CLK) (109:170:170)(-12:-31:-31))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[5\]\.ioi_addr_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[5\]\.ioi_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT IOCE (701:701:1716))
          (PORT D1 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/PCLK_GEN_INST\/RSTINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/PCLK_GEN_INST\/PROGCLKINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (764:764:1244)(764:764:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/PCLK_GEN_INST\/PROGENINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1653:1653:2691)(1653:1653:2691))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/PCLK_GEN_INST\/PROGDATAINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1824:1833:2868)(1824:1833:2868))
        )
      )
  )
  (CELL (CELLTYPE "X_DCM_CLKGEN")
    (INSTANCE HDMI\/PCLK_GEN_INST)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKIN LOCKED (38:40:40)(38:40:40))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge PROGDATA) (posedge PROGCLK) (1500:1500:1559)(12:0:0))
        (SETUPHOLD(negedge PROGDATA) (posedge PROGCLK) (1500:1500:1559)(12:0:0))
        (SETUPHOLD(posedge PROGEN) (posedge PROGCLK) (1500:1500:1559)(12:0:0))
        (SETUPHOLD(negedge PROGEN) (posedge PROGCLK) (1500:1500:1559)(12:0:0))
        (PERIOD (posedge CLKIN) (2670))
        (PERIOD (posedge PROGCLK) (5990))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[6\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (586:586:1523)(586:586:1523))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[6\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (687:687:1702))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/oserdes1\/oserdes_m\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/oserdes1\/oserdes_m)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (628:628:1656))
          (IOPATH CLK0 OQ (625:938:938)(625:938:938))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/oserdes1\/oserdes_s\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:1463)(513:513:1463))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE HDMI\/oserdes1\/oserdes_s)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (628:628:1656))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:98)(86:1313:1313))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:86)(92:1322:1322))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:86)(92:1322:1322))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:89)(91:1319:1319))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:89)(91:1319:1319))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:71)(89:1316:1316))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:71)(89:1316:1316))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1245:1245))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1278:1278))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1273:1273))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1258:1258))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE HDMI\/pclkbufg)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[13\]\.oserdes2_dq_0\/CLK0INV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1514)(577:577:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[13\]\.oserdes2_dq_0)
      (DELAY
        (ABSOLUTE
          (PORT D2 (0:0:2))
          (PORT T1 (0:0:2))
          (PORT IOCE (682:682:1697))
          (PORT D1 (0:0:2))
          (PORT TRAIN (0:0:2))
          (PORT T2 (0:0:2))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
          (IOPATH CLK0 TQ (600:898:898)(600:898:898))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE HDMI\/PLL_OSERDES\/PLL_ADV\/RSTINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1025:1025:1693)(1025:1025:1693))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/PLL_OSERDES\/PLL_ADV\/CLKFBIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (92:92:222))
        )
      )
  )
  (CELL (CELLTYPE "X_PLL_ADV")
    (INSTANCE HDMI\/PLL_OSERDES\/PLL_ADV)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKIN2 LOCKED (1224:1300:1300)(1224:1300:1300))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE vram\/u_ramModule\/memc3_infrastructure_inst\/U_BUFG_CLK0)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE vram\/u_ramModule\/memc3_infrastructure_inst\/U_BUFG_CLK1\/SINV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1372:1372:2192)(1372:1372:2192))
        )
      )
  )
  (CELL (CELLTYPE "X_BUFGMUX")
    (INSTANCE vram\/u_ramModule\/memc3_infrastructure_inst\/U_BUFG_CLK1)
      (DELAY
        (ABSOLUTE
          (IOPATH I0 O (59:209:209)(59:209:209))
          (IOPATH I1 O (59:209:209)(59:209:209))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge I0) (1730))
        (PERIOD (posedge I1) (1730))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/FIFO_write_state_FSM_FFd1\/port1_controller\/FIFO_write_state_FSM_FFd1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/FIFO_write_state\[5\]_rd_en_Select_14_o2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (479:479:886)(479:479:886))
          (PORT ADR3 (386:386:738)(386:386:738))
          (PORT ADR2 (348:348:647)(348:348:647))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/FIFO_write_state\[5\]_rd_en_Select_14_o1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (386:386:738)(386:386:738))
          (PORT ADR2 (348:348:647)(348:348:647))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/FIFO_write_state\[5\]_rd_en_Select_14_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (553:553:988)(553:553:988))
          (PORT ADR4 (252:252:543)(252:252:543))
          (PORT ADR2 (366:366:669)(366:366:669))
          (PORT ADR0 (596:596:1063)(596:596:1063))
          (PORT ADR5 (305:305:633)(305:305:633))
          (PORT ADR3 (115:115:374)(115:115:374))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/FIFO_write_state\[5\]_rd_en_Select_14_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (257:257:470)(257:257:470))
          (PORT ADR2 (483:483:905)(483:483:905))
          (PORT ADR3 (312:312:633)(312:312:633))
          (PORT ADR5 (209:209:473)(209:209:473))
          (PORT ADR4 (360:360:708)(360:360:708))
          (PORT ADR0 (246:246:452)(246:246:452))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/FIFO_write_state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/FIFO_write_state_FSM_FFd1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1426:1426:2285)(1426:1426:2285))
          (PORT ADR3 (386:386:754)(386:386:754))
          (PORT ADR5 (38:38:140)(38:38:140))
          (PORT ADR0 (249:249:457)(249:249:457))
          (PORT ADR4 (40:40:169)(40:40:169))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/FIFO_wr_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/FIFO_wr_en_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (193:193:338)(193:193:338))
          (PORT ADR0 (255:255:468)(255:255:468))
          (PORT ADR5 (27:27:129)(27:27:129))
          (PORT ADR3 (1292:1292:2120)(1292:1292:2120))
          (PORT ADR4 (344:344:724)(344:344:724))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/DRP_ADD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4\-In2\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4\-In2_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4\-In21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (950:950:1495)(950:950:1495))
          (PORT ADR0 (1081:1081:1740)(1081:1081:1740))
          (PORT ADR4 (711:711:1145)(711:711:1145))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/nextstate\[3\]_nextstate\[3\]_OR_141_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (947:947:1524)(947:947:1524))
          (PORT ADR3 (549:549:963)(549:549:963))
          (PORT ADR1 (950:950:1495)(950:950:1495))
          (PORT ADR0 (1081:1081:1740)(1081:1081:1740))
          (PORT ADR4 (711:711:1145)(711:711:1145))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/DRP_CS)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/Mmux_DRP_SDI11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (258:258:467)(258:258:467))
          (PORT ADR5 (548:548:918)(548:548:918))
          (PORT ADR2 (508:508:816)(508:508:816))
          (PORT ADR1 (1019:1019:1557)(1019:1019:1557))
          (PORT ADR4 (368:368:725)(368:368:725))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/MCB_UIREAD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/nextstate\[3\]_rd_not_write_reg_AND_80_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (637:637:1065)(637:637:1065))
          (PORT ADR1 (1070:1070:1645)(1070:1070:1645))
          (PORT ADR5 (557:557:907)(557:557:907))
          (PORT ADR4 (782:782:1284)(782:782:1284))
          (PORT ADR2 (502:502:826)(502:502:826))
          (PORT ADR0 (923:923:1449)(923:923:1449))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/PLL_LOCK_R1\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/PLL_LOCK_R1_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/PLL_LOCK_R1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (383:527:690)(383:527:690))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/Mmux_gated_pll_lock11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (266:266:511)(266:266:511))
          (PORT ADR4 (205:205:365)(205:205:365))
          (PORT ADR3 (878:878:1490)(878:878:1490))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/int_sys_rst1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (266:266:511)(266:266:511))
          (PORT ADR4 (205:205:365)(205:205:365))
          (PORT ADR3 (878:878:1490)(878:878:1490))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/PLL_LOCK_R2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (362:516:679)(362:516:679))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/RZQ_ZIO_ODATAIN1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (169:169:346)(169:169:346))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_sub_41_OUT_lut\<1\>\/HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_sub_41_OUT_lut\<1\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT84)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (702:702:1147)(702:702:1147))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT84_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (414:414:685)(414:414:685))
          (PORT ADR5 (238:238:487)(238:238:487))
          (PORT ADR3 (348:348:629)(348:348:629))
          (PORT ADR2 (314:314:536)(314:314:536))
          (PORT ADR4 (225:225:444)(225:225:444))
          (PORT ADR0 (263:263:462)(263:263:462))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT84_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (406:406:742)(406:406:742))
          (PORT ADR0 (237:237:446)(237:237:446))
          (PORT ADR2 (167:167:314)(167:167:314))
          (PORT ADR1 (522:522:815)(522:522:815))
          (PORT ADR3 (124:124:365)(124:124:365))
          (PORT ADR5 (258:258:503)(258:258:503))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_sub_41_OUT_lut\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (452:452:732)(452:452:732))
          (PORT ADR3 (583:583:991)(583:583:991))
          (PORT ADR4 (528:528:923)(528:528:923))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0236_xor\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (554:554:921)(554:554:921))
          (PORT ADR5 (356:356:662)(356:356:662))
          (PORT ADR2 (581:581:983)(581:581:983))
          (PORT ADR1 (559:559:904)(559:559:904))
          (PORT ADR4 (505:505:901)(505:505:901))
          (PORT ADR0 (713:713:1164)(713:713:1164))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1042\/HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1042_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (690:690:1127)(690:690:1127))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT101_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (414:414:685)(414:414:685))
          (PORT ADR2 (131:131:277)(131:131:277))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR4 (210:210:433)(210:210:433))
          (PORT ADR3 (560:560:970)(560:560:970))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT101_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (223:223:428)(223:223:428))
          (PORT ADR3 (105:105:346)(105:105:346))
          (PORT ADR2 (630:630:1055)(630:630:1055))
          (PORT ADR5 (158:158:342)(158:158:342))
          (PORT ADR0 (686:686:1190)(686:686:1190))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT10421)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (568:568:949)(568:568:949))
          (PORT ADR5 (112:112:284)(112:112:284))
          (PORT ADR3 (231:231:475)(231:231:475))
          (PORT ADR2 (298:298:543)(298:298:543))
          (PORT ADR4 (185:185:377)(185:185:377))
          (PORT ADR1 (375:375:667)(375:375:667))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT10411)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (296:296:562)(296:296:562))
          (PORT ADR2 (438:438:775)(438:438:775))
          (PORT ADR0 (383:383:664)(383:383:664))
          (PORT ADR3 (216:216:441)(216:216:441))
          (PORT ADR1 (354:354:586)(354:354:586))
          (PORT ADR5 (156:156:337)(156:156:337))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/decision2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (378:378:619)(378:378:619))
          (PORT ADR0 (377:377:658)(377:377:658))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/syn_uiclk_pll_lock)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/syn_uiclk_pll_lock_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR2 (574:574:987)(574:574:987))
          (PORT ADR3 (864:864:1485)(864:864:1485))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_sub_43_OUT_lut\<2\>\/HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_sub_43_OUT_lut\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_sub_43_OUT_lut\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (425:425:677)(425:425:677))
          (PORT ADR4 (530:530:919)(530:530:919))
          (PORT ADR2 (590:590:976)(590:590:976))
          (PORT ADR0 (571:571:939)(571:571:939))
          (PORT ADR3 (569:569:986)(569:569:986))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (425:425:677)(425:425:677))
          (PORT ADR4 (530:530:919)(530:530:919))
          (PORT ADR2 (590:590:976)(590:590:976))
          (PORT ADR0 (571:571:939)(571:571:939))
          (PORT ADR3 (569:569:986)(569:569:986))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0233_lut\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (628:628:1057)(628:628:1057))
          (PORT ADR3 (532:532:912)(532:532:912))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/normal_operation_window)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/normal_operation_window_rstpot1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (577:577:984)(577:577:984))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/CKE_Train)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1338:1499:2258)(1338:1499:2258))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt\<2\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt\<2\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (599:756:1122)(599:756:1122))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/Mcount_bit_cnt_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (186:186:325)(186:186:325))
          (PORT ADR4 (69:69:197)(69:69:197))
          (PORT ADR1 (382:382:599)(382:382:599))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/nextstate\[3\]_nextstate\[3\]_OR_141_o21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (186:186:325)(186:186:325))
          (PORT ADR4 (69:69:197)(69:69:197))
          (PORT ADR1 (382:382:599)(382:382:599))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (637:767:1133)(637:767:1133))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/Mcount_bit_cnt_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:199)(70:70:199))
          (PORT ADR1 (243:243:471)(243:243:471))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (349:349:609)(349:349:609))
          (PORT ADR2 (584:584:1074)(584:584:1074))
          (PORT ADR0 (418:418:720)(418:418:720))
          (PORT ADR4 (70:70:199)(70:70:199))
          (PORT ADR1 (243:243:471)(243:243:471))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (589:750:1116)(589:750:1116))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/Mcount_bit_cnt_xor\<0\>11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (35:35:137)(35:35:137))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT8131)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (400:400:693)(400:400:693))
          (PORT ADR1 (588:588:955)(588:588:955))
          (PORT ADR2 (338:338:584)(338:338:584))
          (PORT ADR5 (410:410:708)(410:410:708))
          (PORT ADR0 (613:613:1001)(613:613:1001))
          (PORT ADR4 (329:329:665)(329:329:665))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_add_50_OUT_cy\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (271:271:527)(271:271:527))
          (PORT ADR2 (747:747:1201)(747:747:1201))
          (PORT ADR0 (284:284:499)(284:284:499))
          (PORT ADR3 (464:464:849)(464:464:849))
          (PORT ADR1 (396:396:656)(396:396:656))
          (PORT ADR5 (338:338:619)(338:338:619))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT81_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (361:361:622)(361:361:622))
          (PORT ADR3 (148:148:284)(148:148:284))
          (PORT ADR2 (494:494:788)(494:494:788))
          (PORT ADR4 (379:379:686)(379:379:686))
          (PORT ADR5 (18:18:126)(18:18:126))
          (PORT ADR0 (607:607:1038)(607:607:1038))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0233_lut\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (547:547:945)(547:547:945))
          (PORT ADR5 (206:206:397)(206:206:397))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT8111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (346:346:637)(346:346:637))
          (PORT ADR4 (79:79:239)(79:79:239))
          (PORT ADR1 (567:567:911)(567:567:911))
          (PORT ADR0 (726:726:1212)(726:726:1212))
          (PORT ADR5 (376:376:700)(376:376:700))
          (PORT ADR3 (235:235:469)(235:235:469))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (176:176:368)(176:176:368))
          (PORT ADR1 (293:293:489)(293:293:489))
          (PORT ADR2 (246:246:519)(246:246:519))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR3 (109:109:278)(109:109:278))
          (PORT ADR0 (481:481:887)(481:481:887))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (2318:2475:3735)(2318:2475:3735))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT62)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1520:1520:2540)(1520:1520:2540))
          (PORT ADR0 (264:264:479)(264:264:479))
          (PORT ADR2 (161:161:306)(161:161:306))
          (PORT ADR3 (287:287:499)(287:287:499))
          (PORT ADR1 (396:396:613)(396:396:613))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (2356:2486:3746)(2356:2486:3746))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1574:1574:2624)(1574:1574:2624))
          (PORT ADR5 (33:33:141)(33:33:141))
          (PORT ADR0 (417:417:742)(417:417:742))
          (PORT ADR2 (169:169:371)(169:169:371))
          (PORT ADR4 (207:207:418)(207:207:418))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/decision2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (420:420:668)(420:420:668))
          (PORT ADR4 (224:224:416)(224:224:416))
          (PORT ADR2 (345:345:651)(345:345:651))
          (PORT ADR3 (206:206:446)(206:206:446))
          (PORT ADR1 (348:348:607)(348:348:607))
          (PORT ADR5 (123:123:310)(123:123:310))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0233_lut\<1\>\/HDMI\/enc0\/encg\/Msub_n0233_lut\<1\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0233_lut\<1\>\/HDMI\/enc0\/encg\/Msub_n0233_lut\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (246:246:634)(246:246:634))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (710:710:1233)(710:710:1233))
          (PORT ADR4 (487:487:866)(487:487:866))
          (PORT ADR5 (26:26:134)(26:26:134))
          (PORT ADR0 (300:300:509)(300:300:509))
          (PORT ADR2 (492:492:857)(492:492:857))
          (PORT ADR1 (523:523:886)(523:523:886))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (487:487:849)(487:487:849))
          (PORT ADR3 (743:743:1233)(743:743:1233))
          (PORT ADR1 (387:387:608)(387:387:608))
          (PORT ADR5 (172:172:312)(172:172:312))
          (PORT ADR2 (281:281:502)(281:281:502))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0233_lut\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (506:506:892)(506:506:892))
          (PORT ADR3 (655:655:1153)(655:655:1153))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/decision3_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (536:536:951)(536:536:951))
          (PORT ADR4 (506:506:892)(506:506:892))
          (PORT ADR3 (655:655:1153)(655:655:1153))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/decision3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (846:846:1395)(846:846:1395))
          (PORT ADR3 (535:535:939)(535:535:939))
          (PORT ADR4 (474:474:878)(474:474:878))
          (PORT ADR5 (457:457:808)(457:457:808))
          (PORT ADR2 (152:152:333)(152:152:333))
          (PORT ADR0 (285:285:495)(285:285:495))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/toggle)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1831:1992:3104)(1831:1992:3104))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:209)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:209)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/toggle_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (23:23:125)(23:23:125))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/DRP_ADD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_nextstate\[3\]_GND_49_o_equal_31_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (587:587:972)(587:587:972))
          (PORT ADR3 (307:307:523)(307:307:523))
          (PORT ADR5 (306:306:590)(306:306:590))
          (PORT ADR4 (67:67:221)(67:67:221))
          (PORT ADR2 (190:190:335)(190:190:335))
          (PORT ADR1 (264:264:439)(264:264:439))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd91)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (341:341:627)(341:341:627))
          (PORT ADR2 (458:458:814)(458:458:814))
          (PORT ADR0 (531:531:901)(531:531:901))
          (PORT ADR5 (382:382:727)(382:382:727))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61\/HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61\/HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT611)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (278:278:453)(278:278:453))
          (PORT ADR0 (652:652:1093)(652:652:1093))
          (PORT ADR3 (545:545:952)(545:545:952))
          (PORT ADR4 (640:640:1108)(640:640:1108))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Madd_cnt\[4\]_GND_23_o_add_47_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (278:278:453)(278:278:453))
          (PORT ADR0 (652:652:1093)(652:652:1093))
          (PORT ADR3 (545:545:952)(545:545:952))
          (PORT ADR4 (640:640:1108)(640:640:1108))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0236_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (507:507:908)(507:507:908))
          (PORT ADR2 (612:612:973)(612:612:973))
          (PORT ADR3 (407:407:816)(407:407:816))
          (PORT ADR0 (691:691:1107)(691:691:1107))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0233_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (507:507:908)(507:507:908))
          (PORT ADR2 (612:612:973)(612:612:973))
          (PORT ADR3 (407:407:816)(407:407:816))
          (PORT ADR0 (691:691:1107)(691:691:1107))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT631)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (406:406:629)(406:406:629))
          (PORT ADR1 (846:846:1336)(846:846:1336))
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR2 (166:166:307)(166:166:307))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/cnt\<4\>\/HDMI\/enc0\/encg\/cnt\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0236_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (612:612:1006)(612:612:1006))
          (PORT ADR0 (661:661:1118)(661:661:1118))
          (PORT ADR3 (553:553:941)(553:553:941))
          (PORT ADR4 (599:599:1093)(599:599:1093))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Msub_n0233_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (612:612:1006)(612:612:1006))
          (PORT ADR0 (661:661:1118)(661:661:1118))
          (PORT ADR3 (553:553:941)(553:553:941))
          (PORT ADR4 (599:599:1093)(599:599:1093))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/cnt_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2461:2620:3946)(2461:2620:3946))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT102)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1711:1711:2776)(1711:1711:2776))
          (PORT ADR0 (370:370:629)(370:370:629))
          (PORT ADR4 (71:71:185)(71:71:185))
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR3 (297:297:669)(297:297:669))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2454:2600:3926)(2454:2600:3926))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT85)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1570:1570:2544)(1570:1570:2544))
          (PORT ADR3 (347:347:678)(347:347:678))
          (PORT ADR4 (93:93:218)(93:93:218))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR2 (432:432:772)(432:432:772))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (584:584:955)(584:584:955))
          (PORT ADR4 (89:89:209)(89:89:209))
          (PORT ADR0 (856:856:1401)(856:856:1401))
          (PORT ADR1 (390:390:828)(390:390:828))
          (PORT ADR5 (130:130:314)(130:130:314))
          (PORT ADR3 (213:213:463)(213:213:463))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/tmdsclkint_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:207)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:207)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MCB_MODE_R2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (936:1080:1584)(936:1080:1584))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MCB_MODE_R1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (915:1069:1573)(915:1069:1573))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1896:2037:3106)(1896:2037:3106))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1161)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1067:1067:1793)(1067:1067:1793))
          (PORT ADR0 (528:528:892)(528:528:892))
          (PORT ADR5 (440:440:822)(440:440:822))
          (PORT ADR3 (364:364:661)(364:364:661))
          (PORT ADR1 (685:685:1148)(685:685:1148))
          (PORT ADR2 (387:387:703)(387:387:703))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2030:2171:3270)(2030:2171:3270))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4\-In2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (139:139:265)(139:139:265))
          (PORT ADR0 (398:398:629)(398:398:629))
          (PORT ADR5 (178:178:389)(178:178:389))
          (PORT ADR4 (227:227:408)(227:227:408))
          (PORT ADR2 (874:874:1458)(874:874:1458))
          (PORT ADR1 (437:437:741)(437:437:741))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd2\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (486:486:831)(486:486:831))
          (PORT ADR4 (199:199:366)(199:199:366))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd3\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (486:486:831)(486:486:831))
          (PORT ADR4 (199:199:366)(199:199:366))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2075:2219:3318)(2075:2219:3318))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd2\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (439:439:781)(439:439:781))
          (PORT ADR2 (196:196:362)(196:196:362))
          (PORT ADR1 (417:417:739)(417:417:739))
          (PORT ADR4 (105:105:227)(105:105:227))
          (PORT ADR3 (113:113:278)(113:113:278))
          (PORT ADR5 (311:311:619)(311:311:619))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2054:2208:3307)(2054:2208:3307))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd3\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (274:274:436)(274:274:436))
          (PORT ADR2 (420:420:728)(420:420:728))
          (PORT ADR5 (198:198:409)(198:198:409))
          (PORT ADR4 (194:194:355)(194:194:355))
          (PORT ADR0 (382:382:646)(382:382:646))
          (PORT ADR3 (284:284:535)(284:284:535))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/n0q_m\<2\>\/HDMI\/enc0\/encg\/n0q_m\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/n0q_m\<2\>\/HDMI\/enc0\/encg\/n0q_m\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (184:184:371)(184:184:371))
          (PORT ADR2 (413:413:714)(413:413:714))
          (PORT ADR3 (214:214:425)(214:214:425))
          (PORT ADR0 (375:375:653)(375:375:653))
          (PORT ADR1 (368:368:648)(368:368:648))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<3\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (184:184:371)(184:184:371))
          (PORT ADR2 (413:413:714)(413:413:714))
          (PORT ADR3 (214:214:425)(214:214:425))
          (PORT ADR0 (375:375:653)(375:375:653))
          (PORT ADR1 (368:368:648)(368:368:648))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n0q_m_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>14)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (358:358:581)(358:358:581))
          (PORT ADR0 (356:356:629)(356:356:629))
          (PORT ADR2 (298:298:524)(298:298:524))
          (PORT ADR4 (177:177:376)(177:177:376))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n0q_m_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:197)(69:69:197))
          (PORT ADR3 (290:290:534)(290:290:534))
          (PORT ADR2 (391:391:715)(391:391:715))
          (PORT ADR1 (430:430:728)(430:430:728))
          (PORT ADR5 (134:134:306)(134:134:306))
          (PORT ADR0 (385:385:647)(385:385:647))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n0q_m_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (293:293:531)(293:293:531))
          (PORT ADR4 (407:407:726)(407:407:726))
          (PORT ADR1 (433:433:680)(433:433:680))
          (PORT ADR0 (420:420:707)(420:420:707))
          (PORT ADR3 (112:112:260)(112:112:260))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd9_xor\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (293:293:531)(293:293:531))
          (PORT ADR4 (407:407:726)(407:407:726))
          (PORT ADR1 (433:433:680)(433:433:680))
          (PORT ADR0 (420:420:707)(420:420:707))
          (PORT ADR3 (112:112:260)(112:112:260))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n1q_m_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:346)(105:105:346))
          (PORT ADR2 (471:471:800)(471:471:800))
          (PORT ADR1 (399:399:660)(399:399:660))
          (PORT ADR4 (198:198:397)(198:198:397))
          (PORT ADR0 (412:412:697)(412:412:697))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>12)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (291:291:541)(291:291:541))
          (PORT ADR3 (288:288:529)(288:288:529))
          (PORT ADR1 (464:464:826)(464:464:826))
          (PORT ADR0 (527:527:888)(527:527:888))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/AddressPhase)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2108:2297:3396)(2108:2297:3396))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/Mmux_state\[3\]_AddressPhase_MUX_214_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (421:421:666)(421:421:666))
          (PORT ADR4 (242:242:505)(242:242:505))
          (PORT ADR2 (353:353:607)(353:353:607))
          (PORT ADR5 (27:27:129)(27:27:129))
          (PORT ADR1 (287:287:462)(287:287:462))
          (PORT ADR3 (252:252:421)(252:252:421))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/n1q_m\<3\>\/HDMI\/enc0\/encg\/n1q_m\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (334:334:570)(334:334:570))
          (PORT ADR5 (164:164:351)(164:164:351))
          (PORT ADR4 (70:70:230)(70:70:230))
          (PORT ADR0 (426:426:718)(426:426:718))
          (PORT ADR3 (465:465:792)(465:465:792))
          (PORT ADR1 (446:446:706)(446:446:706))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd9_xor\<0\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (516:516:842)(516:516:842))
          (PORT ADR4 (175:175:374)(175:175:374))
          (PORT ADR3 (201:201:491)(201:201:491))
          (PORT ADR1 (528:528:830)(528:528:830))
          (PORT ADR5 (134:134:321)(134:134:321))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n1q_m_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>1411)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (532:532:857)(532:532:857))
          (PORT ADR4 (189:189:358)(189:189:358))
          (PORT ADR2 (428:428:722)(428:428:722))
          (PORT ADR1 (563:563:921)(563:563:921))
          (PORT ADR3 (222:222:530)(222:222:530))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd9_xor\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (532:532:857)(532:532:857))
          (PORT ADR4 (189:189:358)(189:189:358))
          (PORT ADR2 (428:428:722)(428:428:722))
          (PORT ADR1 (563:563:921)(563:563:921))
          (PORT ADR3 (222:222:530)(222:222:530))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n1q_m_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (302:302:524)(302:302:524))
          (PORT ADR1 (276:276:458)(276:276:458))
          (PORT ADR4 (266:266:467)(266:266:467))
          (PORT ADR3 (276:276:529)(276:276:529))
          (PORT ADR0 (611:611:992)(611:611:992))
          (PORT ADR5 (179:179:372)(179:179:372))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d3\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d3_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SET (2678:2835:4301)(2678:2835:4301))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (73:167:167)(73:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SET (2716:2846:4312)(2716:2846:4312))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (73:167:167)(73:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SET (2668:2829:4295)(2668:2829:4295))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (73:167:167)(73:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (106:106:276)(106:106:276))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/RST_FULL_GEN)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT RST (2684:2764:4230)(2684:2764:4230))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/serdes_rst\/HDMI\/serdes_rst_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/serdes_rst1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2161:2161:3580)(2161:2161:3580))
          (PORT ADR1 (5032:5032:8170)(5032:5032:8170))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/cmd_en_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (276:276:510)(276:276:510))
          (PORT ADR2 (648:648:1133)(648:648:1133))
          (PORT ADR4 (568:568:1046)(568:568:1046))
          (PORT ADR1 (5032:5032:8170)(5032:5032:8170))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/cmd_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:172)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:172)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<7\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (274:274:499)(274:274:499))
          (PORT ADR0 (370:370:643)(370:370:643))
          (PORT ADR1 (279:279:481)(279:279:481))
          (PORT ADR4 (83:83:211)(83:83:211))
          (PORT ADR3 (330:330:636)(330:330:636))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<3\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (281:281:490)(281:281:490))
          (PORT ADR2 (307:307:522)(307:307:522))
          (PORT ADR4 (290:290:573)(290:290:573))
          (PORT ADR5 (245:245:502)(245:245:502))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (134:134:321)(134:134:321))
          (PORT ADR0 (425:425:744)(425:425:744))
          (PORT ADR4 (69:69:202)(69:69:202))
          (PORT ADR3 (121:121:285)(121:121:285))
          (PORT ADR1 (450:450:821)(450:450:821))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd9_lut\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (781:781:1328)(781:781:1328))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR3 (210:210:465)(210:210:465))
          (PORT ADR2 (243:243:470)(243:243:470))
          (PORT ADR4 (138:138:344)(138:138:344))
          (PORT ADR1 (873:873:1392)(873:873:1392))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<9\>\/HDMI\/enc0\/pixel2x\/dataint\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<9\>\/HDMI\/enc0\/pixel2x\/dataint\<9\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:137)(4:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:137)(4:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:47)(83:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:47)(83:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:161)(-22:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:161)(-22:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:51)(100:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:51)(100:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:145)(2:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:145)(2:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:24)(113:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:24)(113:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:129)(6:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:129)(6:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:19)(122:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:19)(122:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1988:2137:3340)(1988:2137:3340))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:223)(186:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:223)(186:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1992:2141:3344)(1992:2141:3344))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:223)(186:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:223)(186:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/ram_full_fb_i)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (494:653:856)(494:653:856))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/ram_full_i)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (484:631:834)(484:631:834))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/Mmux_comp1_GND_343_o_MUX_26_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1568:1568:2546)(1568:1568:2546))
          (PORT ADR5 (149:149:313)(149:149:313))
          (PORT ADR3 (110:110:278)(110:110:278))
          (PORT ADR4 (417:417:730)(417:417:730))
          (PORT ADR2 (418:418:742)(418:418:742))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/state_FSM_FFd1\/port1_controller\/state_FSM_FFd1_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (4539:4685:7405)(4539:4685:7405))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/state_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (268:268:451)(268:268:451))
          (PORT ADR4 (75:75:200)(75:75:200))
          (PORT ADR2 (1547:1547:2574)(1547:1547:2574))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/state_FSM_FFd2\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (737:737:1309)(737:737:1309))
          (PORT ADR1 (268:268:451)(268:268:451))
          (PORT ADR4 (75:75:200)(75:75:200))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (4528:4619:7339)(4528:4619:7339))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd5_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (600:600:1009)(600:600:1009))
          (PORT ADR2 (270:270:544)(270:270:544))
          (PORT ADR4 (164:164:386)(164:164:386))
          (PORT ADR0 (362:362:639)(362:362:639))
          (PORT ADR3 (227:227:437)(227:227:437))
          (PORT ADR5 (125:125:297)(125:125:297))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg\<2\>\/HDMI\/enc0\/encg\/q_m_reg\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (528:528:852)(528:528:852))
          (PORT ADR2 (288:288:512)(288:288:512))
          (PORT ADR3 (223:223:433)(223:223:433))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (642:642:1036)(642:642:1036))
          (PORT ADR4 (157:157:375)(157:157:375))
          (PORT ADR0 (528:528:852)(528:528:852))
          (PORT ADR2 (288:288:512)(288:288:512))
          (PORT ADR3 (223:223:433)(223:223:433))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<6\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (201:201:470)(201:201:470))
          (PORT ADR4 (147:147:325)(147:147:325))
          (PORT ADR1 (645:645:1037)(645:645:1037))
          (PORT ADR2 (257:257:468)(257:257:468))
          (PORT ADR5 (35:35:143)(35:35:143))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd8_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (394:394:658)(394:394:658))
          (PORT ADR3 (280:280:566)(280:280:566))
          (PORT ADR4 (462:462:797)(462:462:797))
          (PORT ADR5 (130:130:296)(130:130:296))
          (PORT ADR2 (173:173:316)(173:173:316))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/dout\<8\>\/HDMI\/enc0\/encg\/dout\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2545:2734:4037)(2545:2734:4037))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1329:1329:2229)(1329:1329:2229))
          (PORT ADR0 (535:535:921)(535:535:921))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (471:471:774)(471:471:774))
          (PORT ADR3 (427:427:743)(427:427:743))
          (PORT ADR2 (490:490:828)(490:490:828))
          (PORT ADR4 (1329:1329:2229)(1329:1329:2229))
          (PORT ADR0 (535:535:921)(535:535:921))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (2534:2644:3947)(2534:2644:3947))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2551:2710:4013)(2551:2710:4013))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1161:1161:1971)(1161:1161:1971))
          (PORT ADR4 (373:373:672)(373:373:672))
          (PORT ADR0 (651:651:1045)(651:651:1045))
          (PORT ADR3 (457:457:904)(457:457:904))
          (PORT ADR2 (462:462:802)(462:462:802))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2544:2690:3993)(2544:2690:3993))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1249:1249:2180)(1249:1249:2180))
          (PORT ADR4 (389:389:699)(389:389:699))
          (PORT ADR2 (563:563:925)(563:563:925))
          (PORT ADR0 (476:476:768)(476:476:768))
          (PORT ADR5 (335:335:630)(335:335:630))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2541:2688:3991)(2541:2688:3991))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (385:385:646)(385:385:646))
          (PORT ADR4 (394:394:695)(394:394:695))
          (PORT ADR3 (385:385:732)(385:385:732))
          (PORT ADR5 (335:335:630)(335:335:630))
          (PORT ADR2 (1299:1299:2144)(1299:1299:2144))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/dout\<3\>\/HDMI\/enc0\/encg\/dout\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2644:2833:4263)(2644:2833:4263))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1339:1339:2197)(1339:1339:2197))
          (PORT ADR5 (550:550:965)(550:550:965))
          (PORT ADR1 (556:556:907)(556:556:907))
          (PORT ADR0 (524:524:883)(524:524:883))
          (PORT ADR3 (411:411:727)(411:411:727))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2650:2809:4239)(2650:2809:4239))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (473:473:790)(473:473:790))
          (PORT ADR3 (521:521:975)(521:521:975))
          (PORT ADR1 (559:559:908)(559:559:908))
          (PORT ADR4 (357:357:656)(357:357:656))
          (PORT ADR2 (1311:1311:2171)(1311:1311:2171))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (521:521:975)(521:521:975))
          (PORT ADR1 (559:559:908)(559:559:908))
          (PORT ADR4 (357:357:656)(357:357:656))
          (PORT ADR2 (1311:1311:2171)(1311:1311:2171))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (2639:2739:4169)(2639:2739:4169))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2643:2789:4219)(2643:2789:4219))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1424:1424:2301)(1424:1424:2301))
          (PORT ADR2 (688:688:1146)(688:688:1146))
          (PORT ADR5 (321:321:599)(321:321:599))
          (PORT ADR1 (662:662:1057)(662:662:1057))
          (PORT ADR4 (373:373:683)(373:373:683))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/dout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2640:2787:4217)(2640:2787:4217))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_c1_reg_decision3_mux_54_OUT12)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1184:1184:1999)(1184:1184:1999))
          (PORT ADR4 (502:502:867)(502:502:867))
          (PORT ADR1 (626:626:1045)(626:626:1045))
          (PORT ADR3 (442:442:829)(442:442:829))
          (PORT ADR0 (557:557:927)(557:557:927))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tmds_data1\<3\>\/HDMI\/tmds_data1\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1843:1843:3182)(1843:1843:3182))
          (PORT ADR0 (353:353:581)(353:353:581))
          (PORT ADR4 (308:308:606)(308:308:606))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (260:260:439)(260:260:439))
          (PORT ADR2 (1809:1809:2970)(1809:1809:2970))
          (PORT ADR3 (1843:1843:3182)(1843:1843:3182))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg\<2\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1762:1903:2844)(1762:1903:2844))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (623:623:1078)(623:623:1078))
          (PORT ADR5 (262:262:527)(262:262:527))
          (PORT ADR4 (623:623:1102)(623:623:1102))
          (PORT ADR1 (531:531:921)(531:531:921))
          (PORT ADR0 (871:871:1431)(871:871:1431))
          (PORT ADR2 (138:138:278)(138:138:278))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1775:1917:2858)(1775:1917:2858))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (509:509:835)(509:509:835))
          (PORT ADR5 (549:549:927)(549:549:927))
          (PORT ADR2 (550:550:933)(550:550:933))
          (PORT ADR4 (198:198:389)(198:198:389))
          (PORT ADR3 (119:119:360)(119:119:360))
          (PORT ADR1 (230:230:409)(230:230:409))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1171)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (589:589:1040)(589:589:1040))
          (PORT ADR0 (880:880:1454)(880:880:1454))
          (PORT ADR3 (400:400:754)(400:400:754))
          (PORT ADR1 (719:719:1261)(719:719:1261))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1181)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (589:589:1040)(589:589:1040))
          (PORT ADR0 (880:880:1454)(880:880:1454))
          (PORT ADR3 (400:400:754)(400:400:754))
          (PORT ADR1 (719:719:1261)(719:719:1261))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1786:1940:2881)(1786:1940:2881))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (380:380:627)(380:380:627))
          (PORT ADR0 (911:911:1427)(911:911:1427))
          (PORT ADR5 (262:262:527)(262:262:527))
          (PORT ADR2 (155:155:332)(155:155:332))
          (PORT ADR4 (54:54:183)(54:54:183))
          (PORT ADR3 (98:98:240)(98:98:240))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/DRP_BKST)
      (DELAY
        (ABSOLUTE
          (PORT CE (939:1112:1560)(939:1112:1560))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state\[3\]_sync_rst_AND_77_o_inv\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state\[3\]_sync_rst_AND_77_o_inv_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state\[3\]_sync_rst_AND_77_o_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (325:325:563)(325:325:563))
          (PORT ADR0 (265:265:491)(265:265:491))
          (PORT ADR4 (279:279:560)(279:279:560))
          (PORT ADR1 (417:417:664)(417:417:664))
          (PORT ADR3 (1808:1808:2858)(1808:1808:2858))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (325:325:563)(325:325:563))
          (PORT ADR0 (265:265:491)(265:265:491))
          (PORT ADR4 (279:279:560)(279:279:560))
          (PORT ADR1 (417:417:664)(417:417:664))
          (PORT ADR3 (1808:1808:2858)(1808:1808:2858))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/n1d\<2\>\/HDMI\/enc0\/encg\/n1d\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd3_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1023:1023:1671)(1023:1023:1671))
          (PORT ADR1 (1242:1242:2012)(1242:1242:2012))
          (PORT ADR4 (961:961:1626)(961:961:1626))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1023:1023:1671)(1023:1023:1671))
          (PORT ADR1 (1242:1242:2012)(1242:1242:2012))
          (PORT ADR4 (961:961:1626)(961:961:1626))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n1d_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd4_xor\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1281:1281:2056)(1281:1281:2056))
          (PORT ADR3 (213:213:518)(213:213:518))
          (PORT ADR0 (1441:1441:2285)(1441:1441:2285))
          (PORT ADR5 (1198:1198:1993)(1198:1198:1993))
          (PORT ADR2 (1200:1200:1968)(1200:1200:1968))
          (PORT ADR4 (197:197:388)(197:197:388))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n1d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd4_xor\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (251:251:457)(251:251:457))
          (PORT ADR3 (1193:1193:1955)(1193:1193:1955))
          (PORT ADR2 (1341:1341:2200)(1341:1341:2200))
          (PORT ADR1 (1145:1145:1916)(1145:1145:1916))
          (PORT ADR4 (1271:1271:2113)(1271:1271:2113))
          (PORT ADR5 (1043:1043:1772)(1043:1043:1772))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n1d_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd4_cy\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (223:223:546)(223:223:546))
          (PORT ADR5 (1088:1088:1798)(1088:1088:1798))
          (PORT ADR0 (243:243:452)(243:243:452))
          (PORT ADR2 (1270:1270:2022)(1270:1270:2022))
          (PORT ADR1 (1520:1520:2456)(1520:1520:2456))
          (PORT ADR4 (1104:1104:1868)(1104:1104:1868))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/n1d_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd4_xor\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:391)(181:181:391))
          (PORT ADR0 (1324:1324:2132)(1324:1324:2132))
          (PORT ADR5 (21:21:129)(21:21:129))
          (PORT ADR1 (1332:1332:2156)(1332:1332:2156))
          (PORT ADR2 (1450:1450:2373)(1450:1450:2373))
          (PORT ADR3 (1293:1293:2125)(1293:1293:2125))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd4_cy\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1023:1023:1747)(1023:1023:1747))
          (PORT ADR0 (345:345:617)(345:345:617))
          (PORT ADR1 (1335:1335:2108)(1335:1335:2108))
          (PORT ADR2 (1436:1436:2346)(1436:1436:2346))
          (PORT ADR4 (1251:1251:2099)(1251:1251:2099))
          (PORT ADR3 (1142:1142:1919)(1142:1142:1919))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg\<3\>\/HDMI\/enc0\/encg\/q_m_reg\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (187:187:406)(187:187:406))
          (PORT ADR3 (229:229:431)(229:229:431))
          (PORT ADR0 (364:364:621)(364:364:621))
          (PORT ADR2 (163:163:303)(163:163:303))
          (PORT ADR1 (358:358:617)(358:358:617))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encg\/q_m\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (187:187:406)(187:187:406))
          (PORT ADR3 (229:229:431)(229:229:431))
          (PORT ADR0 (364:364:621)(364:364:621))
          (PORT ADR2 (163:163:303)(163:163:303))
          (PORT ADR1 (358:358:617)(358:358:617))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<3\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:366)(193:193:366))
          (PORT ADR5 (34:34:136)(34:34:136))
          (PORT ADR2 (298:298:524)(298:298:524))
          (PORT ADR3 (228:228:548)(228:228:548))
          (PORT ADR1 (466:466:747)(466:466:747))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/q_m_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:254)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/Mmux_q_m\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (42:42:144)(42:42:144))
          (PORT ADR0 (419:419:683)(419:419:683))
          (PORT ADR3 (245:245:480)(245:245:480))
          (PORT ADR4 (195:195:393)(195:195:393))
          (PORT ADR1 (415:415:730)(415:415:730))
          (PORT ADR2 (396:396:664)(396:396:664))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (40:40:169)(40:40:169))
          (PORT ADR1 (609:609:1023)(609:609:1023))
          (PORT ADR5 (368:368:689)(368:368:689))
          (PORT ADR3 (318:318:603)(318:318:603))
          (PORT ADR2 (312:312:529)(312:312:529))
          (PORT ADR0 (256:256:458)(256:256:458))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/db\<10\>\/HDMI\/enc0\/pixel2x\/db\<10\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1628:1783:2744)(1628:1783:2744))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:248)(218:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:248)(218:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1719:1719:2922)(1719:1719:2922))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1646:1780:2741)(1646:1780:2741))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:248)(218:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:248)(218:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db22)
      (DELAY
        (ABSOLUTE
          (PORT CE (1627:1782:2743)(1627:1782:2743))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db21)
      (DELAY
        (ABSOLUTE
          (PORT CE (1630:1764:2725)(1630:1764:2725))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db20)
      (DELAY
        (ABSOLUTE
          (PORT CE (1630:1803:2764)(1630:1803:2764))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db23)
      (DELAY
        (ABSOLUTE
          (PORT CE (1757:1912:2975)(1757:1912:2975))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:153)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(218:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1840:2029:2970)(1840:2029:2970))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (771:771:1275)(771:771:1275))
          (PORT ADR2 (414:414:725)(414:414:725))
          (PORT ADR3 (666:666:1133)(666:666:1133))
          (PORT ADR4 (336:336:685)(336:336:685))
          (PORT ADR0 (747:747:1283)(747:747:1283))
          (PORT ADR5 (158:158:345)(158:158:345))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1846:2005:2946)(1846:2005:2946))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (610:610:1144)(610:610:1144))
          (PORT ADR2 (386:386:699)(386:386:699))
          (PORT ADR4 (612:612:1062)(612:612:1062))
          (PORT ADR5 (297:297:594)(297:297:594))
          (PORT ADR1 (875:875:1415)(875:875:1415))
          (PORT ADR0 (243:243:420)(243:243:420))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1839:1985:2926)(1839:1985:2926))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1131)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (536:536:967)(536:536:967))
          (PORT ADR2 (541:541:940)(541:541:940))
          (PORT ADR4 (628:628:1089)(628:628:1089))
          (PORT ADR1 (540:540:914)(540:540:914))
          (PORT ADR3 (596:596:1148)(596:596:1148))
          (PORT ADR0 (353:353:581)(353:353:581))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1836:1983:2924)(1836:1983:2924))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/mux1121)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (296:296:518)(296:296:518))
          (PORT ADR4 (733:733:1163)(733:733:1163))
          (PORT ADR5 (262:262:527)(262:262:527))
          (PORT ADR1 (400:400:638)(400:400:638))
          (PORT ADR3 (447:447:840)(447:447:840))
          (PORT ADR0 (251:251:436)(251:251:436))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/rd_not_write_reg)
      (DELAY
        (ABSOLUTE
          (PORT CE (1131:1241:1817)(1131:1241:1817))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/ZIO_IN_R2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2206:2365:3600)(2206:2365:3600))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/ZIO_IN_R1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2199:2345:3580)(2199:2345:3580))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encg\/din_q_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/db\<6\>\/HDMI\/enc0\/pixel2x\/db\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1851:1981:3115)(1851:1981:3115))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (299:299:526)(299:299:526))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1881:2028:3162)(1881:2028:3162))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tmds_data1\<1\>\/HDMI\/tmds_data1\<1\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1687:1687:2878)(1687:1687:2878))
          (PORT ADR3 (201:201:396)(201:201:396))
          (PORT ADR2 (553:553:926)(553:553:926))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux131)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (343:343:586)(343:343:586))
          (PORT ADR0 (637:637:1072)(637:637:1072))
          (PORT ADR4 (1687:1687:2878)(1687:1687:2878))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.wr_rst_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SET (490:620:829)(490:620:829))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (73:167:167)(73:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.wr_rst_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SET (442:603:812)(442:603:812))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (73:167:167)(73:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d2\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d2_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:220)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:220)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/Madd_gic0\.gc0\.count\[12\]_GND_341_o_add_0_OUT_xor\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (270:270:495)(270:270:495))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (431:597:827)(431:597:827))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (432:589:819)(432:589:819))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (470:600:830)(470:600:830))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (422:583:813)(422:583:813))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (102:102:276)(102:102:276))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT RST (438:518:748)(438:518:748))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (661:827:1185)(661:827:1185))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (662:819:1177)(662:819:1177))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (700:830:1188)(700:830:1188))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (652:813:1171)(652:813:1171))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<2\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_131_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (308:308:532)(308:308:532))
          (PORT ADR1 (375:375:635)(375:375:635))
          (PORT ADR5 (148:148:326)(148:148:326))
          (PORT ADR0 (399:399:684)(399:399:684))
          (PORT ADR3 (352:352:681)(352:352:681))
          (PORT ADR2 (396:396:702)(396:396:702))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (822:979:1466)(822:979:1466))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_131_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (419:419:748)(419:419:748))
          (PORT ADR1 (486:486:831)(486:486:831))
          (PORT ADR4 (580:580:985)(580:580:985))
          (PORT ADR3 (249:249:443)(249:249:443))
          (PORT ADR0 (588:588:1019)(588:588:1019))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (860:990:1477)(860:990:1477))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_151_xo\<0\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (312:312:555)(312:312:555))
          (PORT ADR0 (380:380:673)(380:380:673))
          (PORT ADR1 (347:347:619)(347:347:619))
          (PORT ADR3 (167:167:377)(167:167:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_141_xo\<0\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (163:163:365)(163:163:365))
          (PORT ADR3 (167:167:377)(167:167:377))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT RST (847:964:1451)(847:964:1451))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_151_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (214:214:448)(214:214:448))
          (PORT ADR0 (499:499:811)(499:499:811))
          (PORT ADR2 (586:586:1029)(586:586:1029))
          (PORT ADR4 (180:180:398)(180:180:398))
          (PORT ADR5 (256:256:524)(256:256:524))
          (PORT ADR1 (488:488:843)(488:488:843))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/non_violating_rst\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/non_violating_rst_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/non_violating_rst1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (552:552:943)(552:552:943))
          (PORT ADR1 (1443:1443:2190)(1443:1443:2190))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MODE_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (610:610:1112)(610:610:1112))
          (PORT ADR4 (552:552:943)(552:552:943))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MODE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>81_SW0_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (309:309:563)(309:309:563))
          (PORT ADR0 (562:562:923)(562:562:923))
          (PORT ADR2 (555:555:911)(555:555:911))
          (PORT ADR3 (415:415:730)(415:415:730))
          (PORT ADR4 (204:204:414)(204:204:414))
          (PORT ADR1 (566:566:957)(566:566:957))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>81_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (438:438:730)(438:438:730))
          (PORT ADR4 (357:357:663)(357:357:663))
          (PORT ADR1 (551:551:892)(551:551:892))
          (PORT ADR2 (447:447:756)(447:447:756))
          (PORT ADR3 (236:236:494)(236:236:494))
          (PORT ADR0 (564:564:969)(564:564:969))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N316\/N316_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>81_SW0_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (531:531:895)(531:531:895))
          (PORT ADR5 (319:319:561)(319:319:561))
          (PORT ADR2 (459:459:739)(459:459:739))
          (PORT ADR3 (395:395:698)(395:395:698))
          (PORT ADR4 (101:101:247)(101:101:247))
          (PORT ADR1 (674:674:1162)(674:674:1162))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_xor\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>81_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (286:286:593)(286:286:593))
          (PORT ADR3 (433:433:750)(433:433:750))
          (PORT ADR2 (161:161:306)(161:161:306))
          (PORT ADR0 (338:338:617)(338:338:617))
          (PORT ADR1 (331:331:580)(331:331:580))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<1\>11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (355:355:635)(355:355:635))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1073:1222:1766)(1073:1222:1766))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1213:1379:1955)(1213:1379:1955))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_cy\<0\>521)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (185:185:363)(185:185:363))
          (PORT ADR0 (455:455:740)(455:455:740))
          (PORT ADR4 (396:396:632)(396:396:632))
          (PORT ADR3 (235:235:486)(235:235:486))
          (PORT ADR2 (450:450:777)(450:450:777))
          (PORT ADR1 (622:622:1023)(622:622:1023))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1077:1226:1770)(1077:1226:1770))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1214:1371:1947)(1214:1371:1947))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>611)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (428:428:683)(428:428:683))
          (PORT ADR4 (161:161:359)(161:161:359))
          (PORT ADR2 (531:531:922)(531:531:922))
          (PORT ADR3 (542:542:923)(542:542:923))
          (PORT ADR5 (39:39:147)(39:39:147))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1079:1207:1751)(1079:1207:1751))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1252:1382:1958)(1252:1382:1958))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1089:1262:1806)(1089:1262:1806))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1204:1365:1941)(1204:1365:1941))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_cy\<0\>521)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (210:210:388)(210:210:388))
          (PORT ADR1 (371:371:648)(371:371:648))
          (PORT ADR4 (424:424:783)(424:424:783))
          (PORT ADR0 (446:446:732)(446:446:732))
          (PORT ADR2 (539:539:947)(539:539:947))
          (PORT ADR3 (274:274:520)(274:274:520))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (901:1050:1486)(901:1050:1486))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1325:1491:2131)(1325:1491:2131))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_lut\<0\>711)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (310:310:572)(310:310:572))
          (PORT ADR3 (548:548:960)(548:548:960))
          (PORT ADR1 (503:503:839)(503:503:839))
          (PORT ADR5 (172:172:353)(172:172:353))
          (PORT ADR2 (225:225:417)(225:225:417))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (905:1054:1490)(905:1054:1490))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1326:1483:2123)(1326:1483:2123))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR3 (138:138:268)(138:138:268))
          (PORT ADR2 (264:264:467)(264:264:467))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (907:1035:1471)(907:1035:1471))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1364:1494:2134)(1364:1494:2134))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (373:373:675)(373:373:675))
          (PORT ADR3 (267:267:504)(267:267:504))
          (PORT ADR4 (378:378:733)(378:378:733))
          (PORT ADR5 (490:490:850)(490:490:850))
          (PORT ADR1 (339:339:637)(339:339:637))
          (PORT ADR2 (182:182:384)(182:182:384))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (917:1090:1526)(917:1090:1526))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1316:1477:2117)(1316:1477:2117))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:597)(370:370:597))
          (PORT ADR4 (175:175:408)(175:175:408))
          (PORT ADR0 (271:271:481)(271:271:481))
          (PORT ADR2 (289:289:522)(289:289:522))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (218:218:457)(218:218:457))
          (PORT ADR0 (696:696:1195)(696:696:1195))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR4 (213:213:411)(213:213:411))
          (PORT ADR2 (403:403:686)(403:403:686))
          (PORT ADR1 (452:452:724)(452:452:724))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (948:1121:1525)(948:1121:1525))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1421:1582:2286)(1421:1582:2286))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>82)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (219:219:415)(219:219:415))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>82_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (133:133:305)(133:133:305))
          (PORT ADR0 (571:571:918)(571:571:918))
          (PORT ADR2 (451:451:795)(451:451:795))
          (PORT ADR3 (325:325:634)(325:325:634))
          (PORT ADR4 (202:202:368)(202:202:368))
          (PORT ADR1 (401:401:679)(401:401:679))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (984:1133:1654)(984:1133:1654))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1549:1706:2474)(1549:1706:2474))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>82_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (326:326:572)(326:326:572))
          (PORT ADR4 (226:226:454)(226:226:454))
          (PORT ADR0 (542:542:955)(542:542:955))
          (PORT ADR2 (388:388:673)(388:388:673))
          (PORT ADR1 (240:240:425)(240:240:425))
          (PORT ADR5 (151:151:335)(151:151:335))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (996:1169:1690)(996:1169:1690))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1539:1700:2468)(1539:1700:2468))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>92)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (213:213:443)(213:213:443))
          (PORT ADR4 (366:366:658)(366:366:658))
          (PORT ADR1 (460:460:816)(460:460:816))
          (PORT ADR3 (207:207:447)(207:207:447))
          (PORT ADR0 (380:380:672)(380:380:672))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>81)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (302:302:584)(302:302:584))
          (PORT ADR0 (595:595:1043)(595:595:1043))
          (PORT ADR4 (375:375:708)(375:375:708))
          (PORT ADR2 (380:380:725)(380:380:725))
          (PORT ADR3 (330:330:637)(330:330:637))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_4_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (881:1054:1462)(881:1054:1462))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1646:1807:2639)(1646:1807:2639))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (237:237:430)(237:237:430))
          (PORT ADR2 (466:466:836)(466:466:836))
          (PORT ADR5 (625:625:1084)(625:625:1084))
          (PORT ADR0 (476:476:832)(476:476:832))
          (PORT ADR3 (351:351:700)(351:351:700))
          (PORT ADR4 (67:67:227)(67:67:227))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg_d2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg_d1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_comb\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_comb_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_comb1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (265:265:445)(265:265:445))
          (PORT ADR4 (168:168:348)(168:168:348))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (496:496:836)(496:496:836))
          (PORT ADR1 (265:265:445)(265:265:445))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SET (2850:2935:4519)(2850:2935:4519))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/ram_wr_en_i1\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/ram_wr_en_i1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/ram_wr_en_i1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1483:1483:2430)(1483:1483:2430))
          (PORT ADR0 (415:415:707)(415:415:707))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_1_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (277:277:456)(277:277:456))
          (PORT ADR4 (188:188:404)(188:188:404))
          (PORT ADR2 (1483:1483:2430)(1483:1483:2430))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (405:552:698)(405:552:698))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SET (488:598:855)(488:598:855))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/ram_wr_en_i1_cepot_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (264:264:572)(264:264:572))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/ram_wr_en_i1_cepot1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (265:265:518)(265:265:518))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<6\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<6\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<6\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (489:619:882)(489:619:882))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (595:784:1105)(595:784:1105))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_6_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1403:1403:2331)(1403:1403:2331))
          (PORT ADR4 (191:191:383)(191:191:383))
          (PORT ADR0 (388:388:657)(388:388:657))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_10_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (268:268:447)(268:268:447))
          (PORT ADR2 (272:272:505)(272:272:505))
          (PORT ADR3 (1403:1403:2331)(1403:1403:2331))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (519:666:929)(519:666:929))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (584:694:1015)(584:694:1015))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (495:643:906)(495:643:906))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (601:760:1081)(601:760:1081))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_5_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1349:1349:2260)(1349:1349:2260))
          (PORT ADR2 (284:284:469)(284:284:469))
          (PORT ADR0 (246:246:447)(246:246:447))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_9_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (271:271:448)(271:271:448))
          (PORT ADR3 (191:191:484)(191:191:484))
          (PORT ADR4 (1349:1349:2260)(1349:1349:2260))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (518:664:927)(518:664:927))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (590:690:1011)(590:690:1011))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (494:627:890)(494:627:890))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (594:740:1061)(594:740:1061))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_3_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1380:1380:2248)(1380:1380:2248))
          (PORT ADR4 (78:78:203)(78:78:203))
          (PORT ADR3 (334:334:683)(334:334:683))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_4_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (285:285:468)(285:285:468))
          (PORT ADR0 (357:357:609)(357:357:609))
          (PORT ADR2 (1380:1380:2248)(1380:1380:2248))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (518:665:928)(518:665:928))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (583:674:995)(583:674:995))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (488:598:861)(488:598:861))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (591:738:1059)(591:738:1059))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_2_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (28:28:130)(28:28:130))
          (PORT ADR2 (1380:1380:2240)(1380:1380:2240))
          (PORT ADR1 (362:362:626)(362:362:626))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<8\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<8\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (591:724:1051)(591:724:1051))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (787:933:1385)(787:933:1385))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_8_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1494:1494:2459)(1494:1494:2459))
          (PORT ADR4 (84:84:209)(84:84:209))
          (PORT ADR0 (389:389:615)(389:389:615))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_12_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (284:284:467)(284:284:467))
          (PORT ADR3 (205:205:516)(205:205:516))
          (PORT ADR2 (1494:1494:2459)(1494:1494:2459))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (615:762:1089)(615:762:1089))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (776:867:1319)(776:867:1319))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (585:695:1022)(585:695:1022))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (784:931:1383)(784:931:1383))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_7_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1494:1494:2451)(1494:1494:2451))
          (PORT ADR3 (240:240:446)(240:240:446))
          (PORT ADR4 (172:172:376)(172:172:376))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_11_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (279:279:459)(279:279:459))
          (PORT ADR0 (254:254:463)(254:254:463))
          (PORT ADR2 (1494:1494:2451)(1494:1494:2451))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (614:760:1087)(614:760:1087))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (777:862:1314)(777:862:1314))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_comb1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (206:206:501)(206:206:501))
          (PORT ADR1 (381:381:594)(381:381:594))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg)
      (DELAY
        (ABSOLUTE
          (PORT CE (394:504:644)(394:504:644))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (2806:2953:4548)(2806:2953:4548))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:167)(-18:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:167)(-18:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.rd_rst_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (499:688:909)(499:688:909))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.rd_rst_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (505:664:885)(505:664:885))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (743:932:1313)(743:932:1313))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (749:908:1289)(749:908:1289))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[11\]_WR_PNTR\[12\]_XOR_3_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (385:385:699)(385:385:699))
          (PORT ADR0 (505:505:857)(505:505:857))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[10\]_WR_PNTR\[11\]_XOR_4_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (524:524:907)(524:524:907))
          (PORT ADR2 (385:385:699)(385:385:699))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (738:838:1219)(738:838:1219))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (742:888:1269)(742:888:1269))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[8\]_WR_PNTR\[9\]_XOR_6_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (518:518:857)(518:518:857))
          (PORT ADR4 (398:398:772)(398:398:772))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[9\]_WR_PNTR\[10\]_XOR_5_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (352:352:742)(352:352:742))
          (PORT ADR4 (398:398:772)(398:398:772))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (731:822:1203)(731:822:1203))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (739:886:1267)(739:886:1267))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[7\]_WR_PNTR\[8\]_XOR_7_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (411:411:723)(411:411:723))
          (PORT ADR4 (411:411:776)(411:411:776))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[6\]_WR_PNTR\[7\]_XOR_8_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (469:469:869)(469:469:869))
          (PORT ADR2 (411:411:723)(411:411:723))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (732:817:1198)(732:817:1198))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (462:651:881)(462:651:881))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (468:627:857)(468:627:857))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (461:607:837)(461:607:837))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (458:605:835)(458:605:835))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (251:251:452)(251:251:452))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (451:536:766)(451:536:766))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (566:755:1049)(566:755:1049))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (572:731:1025)(572:731:1025))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (565:711:1005)(565:711:1005))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (562:709:1003)(562:709:1003))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (502:691:959)(502:691:959))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (508:667:935)(508:667:935))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (501:647:915)(501:647:915))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (498:645:913)(498:645:913))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (601:790:1122)(601:790:1122))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (607:766:1098)(607:766:1098))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (600:746:1078)(600:746:1078))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (597:744:1076)(597:744:1076))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_141_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (224:224:431)(224:224:431))
          (PORT ADR0 (381:381:664)(381:381:664))
          (PORT ADR1 (512:512:801)(512:512:801))
          (PORT ADR4 (578:578:1009)(578:578:1009))
          (PORT ADR5 (262:262:530)(262:262:530))
          (PORT ADR2 (423:423:758)(423:423:758))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_151_xo\<0\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (257:257:480)(257:257:480))
          (PORT ADR3 (210:210:491)(210:210:491))
          (PORT ADR5 (410:410:751)(410:410:751))
          (PORT ADR0 (488:488:831)(488:488:831))
          (PORT ADR1 (506:506:869)(506:506:869))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER\<15\>_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (169:169:306)(169:169:306))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RST_reg\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RST_reg_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RST_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (386:575:720)(386:575:720))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux_rst_tmp_PWR_48_o_MUX_231_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (486:486:838)(486:486:838))
          (PORT ADR3 (118:118:273)(118:118:273))
          (PORT ADR0 (885:885:1500)(885:885:1500))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux_WAIT_200us_COUNTER\[15\]_GND_47_o_MUX_219_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1396:1396:2275)(1396:1396:2275))
          (PORT ADR0 (885:885:1500)(885:885:1500))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1028:1158:1652)(1028:1158:1652))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1034:1182:1676)(1034:1182:1676))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1033:1166:1660)(1033:1166:1660))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1027:1137:1631)(1027:1137:1631))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>81_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (508:508:848)(508:508:848))
          (PORT ADR1 (564:564:880)(564:564:880))
          (PORT ADR5 (319:319:561)(319:319:561))
          (PORT ADR4 (362:362:618)(362:362:618))
          (PORT ADR3 (133:133:325)(133:133:325))
          (PORT ADR2 (448:448:772)(448:448:772))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (757:887:1241)(757:887:1241))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1244:1433:2009)(1244:1433:2009))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (313:313:578)(313:313:578))
          (PORT ADR5 (185:185:403)(185:185:403))
          (PORT ADR0 (317:317:576)(317:317:576))
          (PORT ADR4 (156:156:395)(156:156:395))
          (PORT ADR1 (481:481:829)(481:481:829))
          (PORT ADR2 (281:281:496)(281:281:496))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (763:911:1265)(763:911:1265))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1250:1409:1985)(1250:1409:1985))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (137:137:290)(137:137:290))
          (PORT ADR0 (265:265:448)(265:265:448))
          (PORT ADR3 (495:495:951)(495:495:951))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (345:345:588)(345:345:588))
          (PORT ADR4 (58:58:178)(58:58:178))
          (PORT ADR2 (137:137:290)(137:137:290))
          (PORT ADR0 (265:265:448)(265:265:448))
          (PORT ADR3 (495:495:951)(495:495:951))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (786:932:1286)(786:932:1286))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1239:1339:1915)(1239:1339:1915))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (762:895:1249)(762:895:1249))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1243:1389:1965)(1243:1389:1965))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (621:621:1018)(621:621:1018))
          (PORT ADR0 (550:550:901)(550:550:901))
          (PORT ADR4 (248:248:449)(248:248:449))
          (PORT ADR2 (381:381:693)(381:381:693))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_N_Term\[6\]_GND_47_o_add_76_OUT_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (273:273:572)(273:273:572))
          (PORT ADR1 (621:621:1018)(621:621:1018))
          (PORT ADR4 (248:248:449)(248:248:449))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<1\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (211:211:443)(211:211:443))
          (PORT ADR4 (425:425:793)(425:425:793))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (903:1033:1469)(903:1033:1469))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1356:1545:2185)(1356:1545:2185))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>711)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (327:327:586)(327:327:586))
          (PORT ADR3 (211:211:412)(211:211:412))
          (PORT ADR1 (384:384:662)(384:384:662))
          (PORT ADR2 (297:297:545)(297:297:545))
          (PORT ADR4 (198:198:452)(198:198:452))
          (PORT ADR5 (136:136:308)(136:136:308))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (909:1057:1493)(909:1057:1493))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1362:1521:2161)(1362:1521:2161))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (157:157:341)(157:157:341))
          (PORT ADR3 (205:205:480)(205:205:480))
          (PORT ADR2 (321:321:596)(321:321:596))
          (PORT ADR0 (431:431:736)(431:431:736))
          (PORT ADR5 (29:29:137)(29:29:137))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (908:1041:1477)(908:1041:1477))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1355:1501:2141)(1355:1501:2141))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (902:1012:1448)(902:1012:1448))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1352:1499:2139)(1352:1499:2139))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (347:347:596)(347:347:596))
          (PORT ADR4 (78:78:194)(78:78:194))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (157:157:335)(157:157:335))
          (PORT ADR4 (428:428:796)(428:428:796))
          (PORT ADR2 (257:257:458)(257:257:458))
          (PORT ADR0 (471:471:784)(471:471:784))
          (PORT ADR1 (447:447:699)(447:447:699))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>81_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (732:732:1190)(732:732:1190))
          (PORT ADR5 (278:278:535)(278:278:535))
          (PORT ADR0 (516:516:878)(516:516:878))
          (PORT ADR2 (838:838:1231)(838:838:1231))
          (PORT ADR3 (397:397:701)(397:397:701))
          (PORT ADR4 (224:224:478)(224:224:478))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term\<6\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_N_Term\[6\]_GND_47_o_add_76_OUT_cy\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (466:466:810)(466:466:810))
          (PORT ADR3 (985:985:1510)(985:985:1510))
          (PORT ADR1 (617:617:1011)(617:617:1011))
          (PORT ADR0 (634:634:1060)(634:634:1060))
          (PORT ADR2 (575:575:939)(575:575:939))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>82_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (466:466:810)(466:466:810))
          (PORT ADR3 (985:985:1510)(985:985:1510))
          (PORT ADR1 (617:617:1011)(617:617:1011))
          (PORT ADR0 (634:634:1060)(634:634:1060))
          (PORT ADR2 (575:575:939)(575:575:939))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (873:1021:1429)(873:1021:1429))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1692:1851:2683)(1692:1851:2683))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (379:379:687)(379:379:687))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR0 (369:369:610)(369:369:610))
          (PORT ADR4 (74:74:188)(74:74:188))
          (PORT ADR3 (699:699:1261)(699:699:1261))
          (PORT ADR1 (696:696:1139)(696:696:1139))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (872:1005:1413)(872:1005:1413))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1685:1831:2663)(1685:1831:2663))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (845:845:1416)(845:845:1416))
          (PORT ADR0 (1349:1349:2054)(1349:1349:2054))
          (PORT ADR1 (259:259:444)(259:259:444))
          (PORT ADR2 (281:281:490)(281:281:490))
          (PORT ADR3 (716:716:1270)(716:716:1270))
          (PORT ADR5 (123:123:310)(123:123:310))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (866:976:1384)(866:976:1384))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1682:1829:2661)(1682:1829:2661))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (504:659:881)(504:659:881))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (290:431:612)(290:431:612))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (222:222:424)(222:222:424))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (522:656:878)(522:656:878))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (343:406:587)(343:406:587))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (503:658:880)(503:658:880))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (303:445:626)(303:445:626))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (234:234:413)(234:234:413))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (524:658:880)(524:658:880))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (329:437:618)(329:437:618))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (506:640:862)(506:640:862))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (335:479:660)(335:479:660))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (369:369:620)(369:369:620))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (525:659:881)(525:659:881))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (312:414:595)(312:414:595))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (506:679:901)(506:679:901))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (314:468:649)(314:468:649))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-56:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (243:243:405)(243:243:405))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (525:662:884)(525:662:884))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (303:378:559)(303:378:559))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:102)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:172)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (474:647:872)(474:647:872))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SET (418:572:817)(418:572:817))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (84:186:186)(84:186:186))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-60:-121:-121))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_0_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (37:37:139)(37:37:139))
          (PORT ADR0 (1668:1668:2751)(1668:1668:2751))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (676:817:1225)(676:817:1225))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_81_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (467:467:838)(467:467:838))
          (PORT ADR3 (599:599:1008)(599:599:1008))
          (PORT ADR0 (551:551:939)(551:551:939))
          (PORT ADR1 (414:414:685)(414:414:685))
          (PORT ADR5 (383:383:730)(383:383:730))
          (PORT ADR2 (504:504:889)(504:504:889))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_91_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (540:540:926)(540:540:926))
          (PORT ADR1 (596:596:1020)(596:596:1020))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_101_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (257:257:568)(257:257:568))
          (PORT ADR2 (540:540:926)(540:540:926))
          (PORT ADR1 (596:596:1020)(596:596:1020))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (721:865:1273)(721:865:1273))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_91_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (420:420:774)(420:420:774))
          (PORT ADR4 (565:565:970)(565:565:970))
          (PORT ADR1 (770:770:1249)(770:770:1249))
          (PORT ADR2 (323:323:565)(323:323:565))
          (PORT ADR0 (487:487:830)(487:487:830))
          (PORT ADR5 (107:107:279)(107:107:279))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (700:854:1262)(700:854:1262))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_101_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (347:347:665)(347:347:665))
          (PORT ADR0 (616:616:1063)(616:616:1063))
          (PORT ADR5 (551:551:919)(551:551:919))
          (PORT ADR3 (261:261:479)(261:261:479))
          (PORT ADR2 (380:380:676)(380:380:676))
          (PORT ADR1 (371:371:595)(371:371:595))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/RZQ_IN_R2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1277:1421:2132)(1277:1421:2132))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/RZQ_IN_R1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1256:1410:2121)(1256:1410:2121))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>811_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1051:1051:1656)(1051:1051:1656))
          (PORT ADR4 (996:996:1607)(996:996:1607))
          (PORT ADR0 (1105:1105:1707)(1105:1105:1707))
          (PORT ADR2 (873:873:1358)(873:873:1358))
          (PORT ADR1 (1115:1115:1714)(1115:1115:1714))
          (PORT ADR5 (514:514:861)(514:514:861))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<0\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (655:655:1117)(655:655:1117))
          (PORT ADR4 (271:271:550)(271:271:550))
          (PORT ADR5 (372:372:709)(372:372:709))
          (PORT ADR1 (1084:1084:1710)(1084:1084:1710))
          (PORT ADR3 (966:966:1569)(966:966:1569))
          (PORT ADR2 (741:741:1206)(741:741:1206))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<1\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (341:341:655)(341:341:655))
          (PORT ADR2 (748:748:1232)(748:748:1232))
          (PORT ADR0 (505:505:864)(505:505:864))
          (PORT ADR3 (832:832:1346)(832:832:1346))
          (PORT ADR1 (1002:1002:1582)(1002:1002:1582))
          (PORT ADR5 (488:488:841)(488:488:841))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (168:168:381)(168:168:381))
          (PORT ADR1 (385:385:644)(385:385:644))
          (PORT ADR3 (609:609:1018)(609:609:1018))
          (PORT ADR5 (172:172:338)(172:172:338))
          (PORT ADR0 (615:615:995)(615:615:995))
          (PORT ADR2 (199:199:378)(199:199:378))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (928:1083:1479)(928:1083:1479))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1438:1580:2272)(1438:1580:2272))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>61)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (170:170:336)(170:170:336))
          (PORT ADR4 (375:375:717)(375:375:717))
          (PORT ADR1 (440:440:768)(440:440:768))
          (PORT ADR3 (227:227:550)(227:227:550))
          (PORT ADR0 (750:750:1283)(750:750:1283))
          (PORT ADR2 (309:309:535)(309:309:535))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (931:1065:1461)(931:1065:1461))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1470:1614:2306)(1470:1614:2306))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (254:254:477)(254:254:477))
          (PORT ADR2 (315:315:545)(315:315:545))
          (PORT ADR5 (168:168:334)(168:168:334))
          (PORT ADR0 (406:406:670)(406:406:670))
          (PORT ADR4 (497:497:882)(497:497:882))
          (PORT ADR1 (371:371:669)(371:371:669))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (931:1104:1500)(931:1104:1500))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1449:1603:2295)(1449:1603:2295))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (384:384:650)(384:384:650))
          (PORT ADR1 (352:352:602)(352:352:602))
          (PORT ADR3 (253:253:459)(253:253:459))
          (PORT ADR2 (254:254:495)(254:254:495))
          (PORT ADR5 (168:168:334)(168:168:334))
          (PORT ADR4 (206:206:429)(206:206:429))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (408:408:770)(408:408:770))
          (PORT ADR3 (408:408:712)(408:408:712))
          (PORT ADR5 (515:515:912)(515:515:912))
          (PORT ADR0 (288:288:481)(288:288:481))
          (PORT ADR1 (422:422:655)(422:422:655))
          (PORT ADR2 (180:180:320)(180:180:320))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (916:1071:1466)(916:1071:1466))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1535:1677:2433)(1535:1677:2433))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_cy\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (582:582:960)(582:582:960))
          (PORT ADR1 (728:728:1202)(728:728:1202))
          (PORT ADR3 (149:149:384)(149:149:384))
          (PORT ADR0 (281:281:484)(281:281:484))
          (PORT ADR4 (231:231:398)(231:231:398))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (728:728:1202)(728:728:1202))
          (PORT ADR3 (149:149:384)(149:149:384))
          (PORT ADR0 (281:281:484)(281:281:484))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (919:1053:1448)(919:1053:1448))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1567:1711:2467)(1567:1711:2467))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (295:295:705)(295:295:705))
          (PORT ADR2 (294:294:536)(294:294:536))
          (PORT ADR4 (182:182:383)(182:182:383))
          (PORT ADR1 (348:348:640)(348:348:640))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE\[5\]_GND_47_o_wide_mux_249_OUT\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (231:231:475)(231:231:475))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (919:1092:1487)(919:1092:1487))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1546:1700:2456)(1546:1700:2456))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (204:204:425)(204:204:425))
          (PORT ADR2 (285:285:514)(285:285:514))
          (PORT ADR0 (461:461:806)(461:461:806))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0758\[10\:0\]_xor\<0\>31_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (461:461:806)(461:461:806))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w\<4\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>82)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (508:508:926)(508:508:926))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>82_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (143:143:333)(143:143:333))
          (PORT ADR2 (446:446:793)(446:446:793))
          (PORT ADR4 (181:181:412)(181:181:412))
          (PORT ADR3 (321:321:575)(321:321:575))
          (PORT ADR0 (260:260:459)(260:260:459))
          (PORT ADR1 (556:556:928)(556:556:928))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1001:1156:1636)(1001:1156:1636))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1785:1927:2811)(1785:1927:2811))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>82_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (501:501:883)(501:501:883))
          (PORT ADR2 (482:482:830)(482:482:830))
          (PORT ADR4 (179:179:396)(179:179:396))
          (PORT ADR1 (535:535:891)(535:535:891))
          (PORT ADR5 (165:165:349)(165:165:349))
          (PORT ADR3 (121:121:362)(121:121:362))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>81_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (195:195:373)(195:195:373))
          (PORT ADR3 (393:393:680)(393:393:680))
          (PORT ADR4 (336:336:604)(336:336:604))
          (PORT ADR1 (378:378:691)(378:378:691))
          (PORT ADR2 (377:377:695)(377:377:695))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1004:1177:1657)(1004:1177:1657))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1796:1950:2834)(1796:1950:2834))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (246:246:470)(246:246:470))
          (PORT ADR0 (491:491:854)(491:491:854))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (760:915:1260)(760:915:1260))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1869:2010:3012)(1869:2010:3012))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>101)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (22:22:130)(22:22:130))
          (PORT ADR1 (523:523:895)(523:523:895))
          (PORT ADR2 (238:238:466)(238:238:466))
          (PORT ADR0 (498:498:849)(498:498:849))
          (PORT ADR3 (232:232:402)(232:232:402))
          (PORT ADR4 (55:55:204)(55:55:204))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (759:914:1259)(759:914:1259))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1882:2024:3026)(1882:2024:3026))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (229:229:564)(229:229:564))
          (PORT ADR5 (565:565:979)(565:565:979))
          (PORT ADR0 (345:345:618)(345:345:618))
          (PORT ADR2 (413:413:715)(413:413:715))
          (PORT ADR4 (53:53:188)(53:53:188))
          (PORT ADR1 (352:352:575)(352:352:575))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>81_SW7)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (492:492:845)(492:492:845))
          (PORT ADR5 (113:113:285)(113:113:285))
          (PORT ADR0 (518:518:864)(518:518:864))
          (PORT ADR4 (415:415:741)(415:415:741))
          (PORT ADR3 (359:359:670)(359:359:670))
          (PORT ADR2 (401:401:719)(401:401:719))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (762:935:1280)(762:935:1280))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1893:2047:3049)(1893:2047:3049))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>91)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (307:307:601)(307:307:601))
          (PORT ADR4 (466:466:863)(466:466:863))
          (PORT ADR1 (350:350:582)(350:350:582))
          (PORT ADR0 (572:572:1002)(572:572:1002))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR2 (207:207:399)(207:207:399))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>92_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (408:408:686)(408:408:686))
          (PORT ADR3 (331:331:616)(331:331:616))
          (PORT ADR1 (532:532:808)(532:532:808))
          (PORT ADR5 (522:522:919)(522:522:919))
          (PORT ADR4 (796:796:1237)(796:796:1237))
          (PORT ADR2 (539:539:896)(539:539:896))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (454:584:835)(454:584:835))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (577:766:1075)(577:766:1075))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (205:205:400)(205:205:400))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (484:631:882)(484:631:882))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (566:676:985)(566:676:985))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (460:608:859)(460:608:859))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (583:742:1051)(583:742:1051))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (251:251:428)(251:251:428))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (483:629:880)(483:629:880))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (572:672:981)(572:672:981))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (459:592:843)(459:592:843))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (576:722:1031)(576:722:1031))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (395:395:597)(395:395:597))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (483:630:881)(483:630:881))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (565:656:965)(565:656:965))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (453:563:814)(453:563:814))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (573:720:1029)(573:720:1029))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (260:260:445)(260:260:445))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (482:628:879)(482:628:879))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (566:651:960)(566:651:960))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (551:681:996)(551:681:996))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (826:1015:1425)(826:1015:1425))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (557:705:1020)(557:705:1020))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (832:991:1401)(832:991:1401))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (247:247:424)(247:247:424))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (580:726:1041)(580:726:1041))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (821:921:1331)(821:921:1331))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (556:689:1004)(556:689:1004))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (825:971:1381)(825:971:1381))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (390:390:592)(390:390:592))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (580:727:1042)(580:727:1042))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (814:905:1315)(814:905:1315))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (550:660:975)(550:660:975))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (822:969:1379)(822:969:1379))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (255:255:440)(255:255:440))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (579:725:1040)(579:725:1040))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (815:900:1310)(815:900:1310))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:110)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<5\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<5\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (754:943:1363)(754:943:1363))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[5\]_WR_PNTR\[6\]_XOR_9_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (618:618:1021)(618:618:1021))
          (PORT ADR4 (271:271:569)(271:271:569))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (760:919:1339)(760:919:1339))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[4\]_WR_PNTR\[5\]_XOR_10_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (485:485:857)(485:485:857))
          (PORT ADR2 (381:381:718)(381:381:718))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[3\]_WR_PNTR\[4\]_XOR_11_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (288:288:592)(288:288:592))
          (PORT ADR0 (485:485:857)(485:485:857))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (749:849:1269)(749:849:1269))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (753:899:1319)(753:899:1319))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[2\]_WR_PNTR\[3\]_XOR_12_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (254:254:546)(254:254:546))
          (PORT ADR4 (304:304:619)(304:304:619))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (750:897:1317)(750:897:1317))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[0\]_WR_PNTR\[1\]_XOR_14_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (623:623:1028)(623:623:1028))
          (PORT ADR2 (487:487:828)(487:487:828))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_WR_PNTR\[1\]_WR_PNTR\[2\]_XOR_13_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (309:309:615)(309:309:615))
          (PORT ADR0 (623:623:1028)(623:623:1028))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (743:828:1248)(743:828:1248))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<4\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_111_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (400:400:649)(400:400:649))
          (PORT ADR3 (299:299:647)(299:299:647))
          (PORT ADR2 (510:510:902)(510:510:902))
          (PORT ADR4 (546:546:943)(546:546:943))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_121_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (568:568:964)(568:568:964))
          (PORT ADR1 (400:400:649)(400:400:649))
          (PORT ADR3 (299:299:647)(299:299:647))
          (PORT ADR2 (510:510:902)(510:510:902))
          (PORT ADR4 (546:546:943)(546:546:943))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (753:899:1307)(753:899:1307))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_111_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (367:367:687)(367:367:687))
          (PORT ADR0 (752:752:1199)(752:752:1199))
          (PORT ADR5 (551:551:919)(551:551:919))
          (PORT ADR1 (423:423:678)(423:423:678))
          (PORT ADR2 (389:389:677)(389:389:677))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (750:897:1305)(750:897:1305))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_121_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (562:562:933)(562:562:933))
          (PORT ADR4 (567:567:966)(567:567:966))
          (PORT ADR3 (511:511:907)(511:511:907))
          (PORT ADR2 (318:318:531)(318:318:531))
          (PORT ADR5 (369:369:705)(369:369:705))
          (PORT ADR0 (376:376:603)(376:376:603))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd2_xor\<0\>72)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (845:845:1276)(845:845:1276))
          (PORT ADR2 (531:531:854)(531:531:854))
          (PORT ADR3 (800:800:1330)(800:800:1330))
          (PORT ADR4 (642:642:999)(642:642:999))
          (PORT ADR0 (839:839:1259)(839:839:1259))
          (PORT ADR5 (696:696:1105)(696:696:1105))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1349:1479:2224)(1349:1479:2224))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (819:1008:1401)(819:1008:1401))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_xor\<0\>81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1199:1199:1853)(1199:1199:1853))
          (PORT ADR3 (1039:1039:1638)(1039:1039:1638))
          (PORT ADR4 (1039:1039:1640)(1039:1039:1640))
          (PORT ADR2 (907:907:1397)(907:907:1397))
          (PORT ADR5 (881:881:1387)(881:881:1387))
          (PORT ADR0 (753:753:1205)(753:753:1205))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>811_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (985:985:1567)(985:985:1567))
          (PORT ADR0 (1226:1226:1850)(1226:1226:1850))
          (PORT ADR2 (879:879:1371)(879:879:1371))
          (PORT ADR5 (881:881:1387)(881:881:1387))
          (PORT ADR3 (1038:1038:1722)(1038:1038:1722))
          (PORT ADR1 (1079:1079:1641)(1079:1079:1641))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1354:1487:2232)(1354:1487:2232))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (818:964:1357)(818:964:1357))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_xor\<0\>71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1173:1173:1805)(1173:1173:1805))
          (PORT ADR4 (274:274:545)(274:274:545))
          (PORT ADR2 (148:148:299)(148:148:299))
          (PORT ADR5 (143:143:327)(143:143:327))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1348:1458:2203)(1348:1458:2203))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (815:962:1355)(815:962:1355))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_xor\<0\>61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1185:1185:1838)(1185:1185:1838))
          (PORT ADR1 (1275:1275:1968)(1275:1275:1968))
          (PORT ADR3 (960:960:1537)(960:960:1537))
          (PORT ADR5 (752:752:1199)(752:752:1199))
          (PORT ADR2 (1019:1019:1560)(1019:1019:1560))
          (PORT ADR4 (896:896:1401)(896:896:1401))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_cy\<0\>3\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_cy\<0\>3_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_cy\<0\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1095:1095:1774)(1095:1095:1774))
          (PORT ADR2 (1149:1149:1766)(1149:1149:1766))
          (PORT ADR1 (1221:1221:1870)(1221:1221:1870))
          (PORT ADR4 (1039:1039:1646)(1039:1039:1646))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_xor\<0\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1095:1095:1774)(1095:1095:1774))
          (PORT ADR2 (1149:1149:1766)(1149:1149:1766))
          (PORT ADR1 (1221:1221:1870)(1221:1221:1870))
          (PORT ADR4 (1039:1039:1646)(1039:1039:1646))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1268:1414:2069)(1268:1414:2069))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (646:731:1022)(646:731:1022))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<2\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (771:771:1235)(771:771:1235))
          (PORT ADR2 (441:441:757)(441:441:757))
          (PORT ADR0 (611:611:1053)(611:611:1053))
          (PORT ADR3 (1079:1079:1712)(1079:1079:1712))
          (PORT ADR4 (924:924:1539)(924:924:1539))
          (PORT ADR5 (612:612:1026)(612:612:1026))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<3\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (583:583:967)(583:583:967))
          (PORT ADR0 (633:633:1065)(633:633:1065))
          (PORT ADR5 (389:389:738)(389:389:738))
          (PORT ADR4 (800:800:1304)(800:800:1304))
          (PORT ADR1 (1013:1013:1574)(1013:1013:1574))
          (PORT ADR3 (577:577:996)(577:577:996))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<4\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (667:667:1103)(667:667:1103))
          (PORT ADR5 (591:591:1032)(591:591:1032))
          (PORT ADR3 (441:441:844)(441:441:844))
          (PORT ADR2 (744:744:1205)(744:744:1205))
          (PORT ADR0 (863:863:1369)(863:863:1369))
          (PORT ADR4 (545:545:868)(545:545:868))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (317:317:563)(317:317:563))
          (PORT ADR5 (811:811:1325)(811:811:1325))
          (PORT ADR4 (427:427:768)(427:427:768))
          (PORT ADR2 (323:323:532)(323:323:532))
          (PORT ADR3 (211:211:412)(211:211:412))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (903:1051:1469)(903:1051:1469))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (902:1035:1453)(902:1035:1453))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (896:1006:1424)(896:1006:1424))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1088:1218:1755)(1088:1218:1755))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1600:1789:2545)(1600:1789:2545))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1094:1242:1779)(1094:1242:1779))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1606:1765:2521)(1606:1765:2521))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1093:1226:1763)(1093:1226:1763))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1599:1745:2501)(1599:1745:2501))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (626:626:984)(626:626:984))
          (PORT ADR2 (339:339:615)(339:339:615))
          (PORT ADR3 (330:330:702)(330:330:702))
          (PORT ADR0 (282:282:470)(282:282:470))
          (PORT ADR4 (173:173:383)(173:173:383))
          (PORT ADR5 (20:20:128)(20:20:128))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1087:1197:1734)(1087:1197:1734))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1596:1743:2499)(1596:1743:2499))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_249_OUT\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (685:685:1074)(685:685:1074))
          (PORT ADR4 (657:657:1048)(657:657:1048))
          (PORT ADR1 (1299:1299:2063)(1299:1299:2063))
          (PORT ADR3 (792:792:1296)(792:792:1296))
          (PORT ADR0 (1077:1077:1632)(1077:1077:1632))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (678:808:1086)(678:808:1086))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>81_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (412:412:657)(412:412:657))
          (PORT ADR0 (529:529:864)(529:529:864))
          (PORT ADR1 (518:518:839)(518:518:839))
          (PORT ADR2 (314:314:559)(314:314:559))
          (PORT ADR4 (273:273:579)(273:273:579))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (684:832:1110)(684:832:1110))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (683:816:1094)(683:816:1094))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (677:787:1065)(677:787:1065))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0476_Madd_xor\<0\>911)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:445)(235:235:445))
          (PORT ADR2 (305:305:529)(305:305:529))
          (PORT ADR0 (745:745:1250)(745:745:1250))
          (PORT ADR5 (313:313:555)(313:313:555))
          (PORT ADR4 (331:331:643)(331:331:643))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>81_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (485:485:874)(485:485:874))
          (PORT ADR5 (22:22:130)(22:22:130))
          (PORT ADR1 (600:600:977)(600:600:977))
          (PORT ADR4 (290:290:556)(290:290:556))
          (PORT ADR0 (484:484:813)(484:484:813))
          (PORT ADR2 (272:272:519)(272:272:519))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>81_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (370:370:739)(370:370:739))
          (PORT ADR1 (265:265:450)(265:265:450))
          (PORT ADR5 (362:362:668)(362:362:668))
          (PORT ADR4 (435:435:750)(435:435:750))
          (PORT ADR2 (396:396:693)(396:396:693))
          (PORT ADR0 (385:385:649)(385:385:649))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0767\[13\:0\]_Madd_xor\<0\>81_SW6)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (328:328:584)(328:328:584))
          (PORT ADR5 (113:113:285)(113:113:285))
          (PORT ADR2 (420:420:703)(420:420:703))
          (PORT ADR0 (596:596:985)(596:596:985))
          (PORT ADR3 (345:345:665)(345:345:665))
          (PORT ADR1 (632:632:998)(632:632:998))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<2\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_291_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (261:261:533)(261:261:533))
          (PORT ADR4 (310:310:602)(310:310:602))
          (PORT ADR2 (613:613:1063)(613:613:1063))
          (PORT ADR1 (482:482:818)(482:482:818))
          (PORT ADR3 (471:471:865)(471:471:865))
          (PORT ADR0 (759:759:1237)(759:759:1237))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (975:1132:1596)(975:1132:1596))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:161)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:161)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_291_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (416:416:695)(416:416:695))
          (PORT ADR4 (431:431:790)(431:431:790))
          (PORT ADR3 (518:518:879)(518:518:879))
          (PORT ADR1 (626:626:1013)(626:626:1013))
          (PORT ADR0 (569:569:986)(569:569:986))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1013:1143:1607)(1013:1143:1607))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_311_xo\<0\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (470:470:827)(470:470:827))
          (PORT ADR4 (279:279:548)(279:279:548))
          (PORT ADR1 (315:315:613)(315:315:613))
          (PORT ADR3 (167:167:377)(167:167:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_301_xo\<0\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (260:260:526)(260:260:526))
          (PORT ADR3 (167:167:377)(167:167:377))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT RST (1000:1117:1581)(1000:1117:1581))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:161)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:161)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_311_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (342:342:682)(342:342:682))
          (PORT ADR2 (393:393:720)(393:393:720))
          (PORT ADR0 (520:520:900)(520:520:900))
          (PORT ADR1 (497:497:856)(497:497:856))
          (PORT ADR4 (554:554:977)(554:554:977))
          (PORT ADR5 (383:383:716)(383:383:716))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (943:1109:1616)(943:1109:1616))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (996:1145:1595)(996:1145:1595))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1033:1199:1669)(1033:1199:1669))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1000:1149:1599)(1000:1149:1599))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1034:1191:1661)(1034:1191:1661))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1002:1130:1580)(1002:1130:1580))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1072:1202:1672)(1072:1202:1672))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1012:1185:1635)(1012:1185:1635))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1024:1185:1655)(1024:1185:1655))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:199)(239:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:220)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:220)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rd_pntr\<0\>_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (45:45:147)(45:45:147))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1845:1973:2949)(1845:1973:2949))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1156:1286:1845)(1156:1286:1845))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_xor\<0\>91)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (210:210:397)(210:210:397))
          (PORT ADR1 (634:634:991)(634:634:991))
          (PORT ADR2 (169:169:371)(169:169:371))
          (PORT ADR4 (164:164:378)(164:164:378))
          (PORT ADR0 (563:563:935)(563:563:935))
          (PORT ADR3 (167:167:377)(167:167:377))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd2_cy\<0\>711)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (356:356:598)(356:356:598))
          (PORT ADR0 (668:668:1100)(668:668:1100))
          (PORT ADR5 (417:417:738)(417:417:738))
          (PORT ADR4 (376:376:688)(376:376:688))
          (PORT ADR3 (501:501:893)(501:501:893))
          (PORT ADR1 (446:446:720)(446:446:720))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (286:286:559)(286:286:559))
          (PORT ADR2 (849:849:1445)(849:849:1445))
          (PORT ADR3 (527:527:930)(527:527:930))
          (PORT ADR0 (886:886:1555)(886:886:1555))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<0\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1066:1066:1772)(1066:1066:1772))
          (PORT ADR5 (613:613:1039)(613:613:1039))
          (PORT ADR3 (754:754:1317)(754:754:1317))
          (PORT ADR0 (650:650:1036)(650:650:1036))
          (PORT ADR1 (1116:1116:1840)(1116:1116:1840))
          (PORT ADR2 (204:204:413)(204:204:413))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (614:614:1066)(614:614:1066))
          (PORT ADR4 (886:886:1455)(886:886:1455))
          (PORT ADR2 (614:614:1079)(614:614:1079))
          (PORT ADR3 (724:724:1337)(724:724:1337))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<2\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (840:840:1385)(840:840:1385))
          (PORT ADR3 (881:881:1473)(881:881:1473))
          (PORT ADR0 (816:816:1355)(816:816:1355))
          (PORT ADR2 (424:424:672)(424:424:672))
          (PORT ADR1 (951:951:1573)(951:951:1573))
          (PORT ADR4 (62:62:222)(62:62:222))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (557:557:957)(557:557:957))
          (PORT ADR0 (1667:1667:2602)(1667:1667:2602))
          (PORT ADR5 (543:543:966)(543:543:966))
          (PORT ADR3 (723:723:1341)(723:723:1341))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<3\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (978:978:1608)(978:978:1608))
          (PORT ADR1 (729:729:1163)(729:729:1163))
          (PORT ADR2 (695:695:1166)(695:695:1166))
          (PORT ADR0 (559:559:940)(559:559:940))
          (PORT ADR5 (716:716:1243)(716:716:1243))
          (PORT ADR3 (193:193:375)(193:193:375))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (914:1073:1473)(914:1073:1473))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (907:1053:1453)(907:1053:1453))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_20_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (559:559:932)(559:559:932))
          (PORT ADR4 (424:424:753)(424:424:753))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_21_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (498:498:949)(498:498:949))
          (PORT ADR2 (559:559:932)(559:559:932))
          (PORT ADR4 (424:424:753)(424:424:753))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (896:987:1387)(896:987:1387))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (904:1051:1451)(904:1051:1451))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_231_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (655:655:1059)(655:655:1059))
          (PORT ADR2 (559:559:924)(559:559:924))
          (PORT ADR3 (463:463:835)(463:463:835))
          (PORT ADR4 (525:525:936)(525:525:936))
          (PORT ADR0 (623:623:1036)(623:623:1036))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_221_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (655:655:1059)(655:655:1059))
          (PORT ADR2 (559:559:924)(559:559:924))
          (PORT ADR3 (463:463:835)(463:463:835))
          (PORT ADR0 (623:623:1036)(623:623:1036))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (897:982:1382)(897:982:1382))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1005:1194:1658)(1005:1194:1658))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_241_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (485:485:847)(485:485:847))
          (PORT ADR4 (429:429:814)(429:429:814))
          (PORT ADR0 (633:633:1018)(633:633:1018))
          (PORT ADR1 (508:508:853)(508:508:853))
          (PORT ADR5 (373:373:706)(373:373:706))
          (PORT ADR2 (538:538:914)(538:538:914))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_261_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (487:487:834)(487:487:834))
          (PORT ADR3 (457:457:893)(457:457:893))
          (PORT ADR4 (403:403:733)(403:403:733))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_251_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (457:457:893)(457:457:893))
          (PORT ADR4 (403:403:733)(403:403:733))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1004:1150:1614)(1004:1150:1614))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_261_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (265:265:507)(265:265:507))
          (PORT ADR0 (661:661:1053)(661:661:1053))
          (PORT ADR4 (447:447:803)(447:447:803))
          (PORT ADR2 (540:540:893)(540:540:893))
          (PORT ADR1 (581:581:968)(581:581:968))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1001:1148:1612)(1001:1148:1612))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_251_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (265:265:507)(265:265:507))
          (PORT ADR2 (515:515:868)(515:515:868))
          (PORT ADR4 (452:452:799)(452:452:799))
          (PORT ADR0 (507:507:862)(507:507:862))
          (PORT ADR3 (361:361:699)(361:361:699))
          (PORT ADR1 (387:387:605)(387:387:605))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_301_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (186:186:387)(186:186:387))
          (PORT ADR0 (478:478:782)(478:478:782))
          (PORT ADR2 (279:279:500)(279:279:500))
          (PORT ADR1 (522:522:853)(522:522:853))
          (PORT ADR3 (501:501:914)(501:501:914))
          (PORT ADR5 (223:223:453)(223:223:453))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_311_xo\<0\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (130:130:308)(130:130:308))
          (PORT ADR4 (191:191:383)(191:191:383))
          (PORT ADR3 (368:368:688)(368:368:688))
          (PORT ADR2 (422:422:711)(422:422:711))
          (PORT ADR0 (457:457:770)(457:457:770))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\<3\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (974:1163:1670)(974:1163:1670))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (301:301:618)(301:301:618))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (963:1073:1580)(963:1073:1580))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (980:1139:1646)(980:1139:1646))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (973:1119:1626)(973:1119:1626))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (970:1117:1624)(970:1117:1624))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1062:1251:1822)(1062:1251:1822))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1068:1227:1798)(1068:1227:1798))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1061:1207:1778)(1061:1207:1778))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1058:1205:1776)(1058:1205:1776))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (983:1172:1681)(983:1172:1681))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:377)(185:185:377))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (972:1082:1591)(972:1082:1591))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (989:1148:1657)(989:1148:1657))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (51:51:165)(51:51:165))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (978:1078:1587)(978:1078:1587))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (982:1128:1637)(982:1128:1637))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:192)(67:67:192))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (971:1062:1571)(971:1062:1571))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (979:1126:1635)(979:1126:1635))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (419:419:787)(419:419:787))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (972:1057:1566)(972:1057:1566))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:136)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<5\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<5\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (953:1142:1541)(953:1142:1541))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[5\]_RD_PNTR\[6\]_XOR_99_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (396:396:698)(396:396:698))
          (PORT ADR4 (456:456:855)(456:456:855))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (959:1118:1517)(959:1118:1517))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[4\]_RD_PNTR\[5\]_XOR_100_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (376:376:752)(376:376:752))
          (PORT ADR4 (342:342:627)(342:342:627))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[3\]_RD_PNTR\[4\]_XOR_101_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (414:414:732)(414:414:732))
          (PORT ADR3 (376:376:752)(376:376:752))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (948:1048:1447)(948:1048:1447))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (952:1098:1497)(952:1098:1497))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[2\]_RD_PNTR\[3\]_XOR_102_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (371:371:760)(371:371:760))
          (PORT ADR0 (527:527:862)(527:527:862))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (949:1096:1495)(949:1096:1495))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[1\]_RD_PNTR\[2\]_XOR_103_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (415:415:718)(415:415:718))
          (PORT ADR1 (528:528:870)(528:528:870))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[0\]_RD_PNTR\[1\]_XOR_104_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (386:386:720)(386:386:720))
          (PORT ADR2 (415:415:718)(415:415:718))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (942:1027:1426)(942:1027:1426))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (969:1128:1638)(969:1128:1638))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (962:1108:1618)(962:1108:1618))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_4_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (845:845:1367)(845:845:1367))
          (PORT ADR3 (810:810:1389)(810:810:1389))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_5_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1252:1252:1926)(1252:1252:1926))
          (PORT ADR4 (845:845:1367)(845:845:1367))
          (PORT ADR3 (810:810:1389)(810:810:1389))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (951:1042:1552)(951:1042:1552))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (959:1106:1616)(959:1106:1616))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_61_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1219:1219:1895)(1219:1219:1895))
          (PORT ADR3 (884:884:1449)(884:884:1449))
          (PORT ADR1 (967:967:1499)(967:967:1499))
          (PORT ADR4 (840:840:1380)(840:840:1380))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last\[12\]_reduce_xor_71_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (927:927:1461)(927:927:1461))
          (PORT ADR0 (1219:1219:1895)(1219:1219:1895))
          (PORT ADR3 (884:884:1449)(884:884:1449))
          (PORT ADR1 (967:967:1499)(967:967:1499))
          (PORT ADR4 (840:840:1380)(840:840:1380))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (952:1037:1547)(952:1037:1547))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>811)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (435:435:758)(435:435:758))
          (PORT ADR4 (376:376:647)(376:376:647))
          (PORT ADR1 (556:556:890)(556:556:890))
          (PORT ADR2 (560:560:919)(560:560:919))
          (PORT ADR0 (574:574:908)(574:574:908))
          (PORT ADR5 (285:285:545)(285:285:545))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s\<4\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_cy\<0\>6)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (532:532:865)(532:532:865))
          (PORT ADR5 (412:412:736)(412:412:736))
          (PORT ADR3 (508:508:861)(508:508:861))
          (PORT ADR0 (563:563:928)(563:563:928))
          (PORT ADR2 (377:377:607)(377:377:607))
          (PORT ADR4 (392:392:669)(392:392:669))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (2016:2164:3282)(2016:2164:3282))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1154:1313:1872)(1154:1313:1872))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>83)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (252:252:481)(252:252:481))
          (PORT ADR3 (197:197:487)(197:197:487))
          (PORT ADR1 (664:664:966)(664:664:966))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR2 (337:337:569)(337:337:569))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (2015:2148:3266)(2015:2148:3266))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1147:1293:1852)(1147:1293:1852))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_xor\<0\>51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (534:534:856)(534:534:856))
          (PORT ADR3 (441:441:787)(441:441:787))
          (PORT ADR4 (374:374:657)(374:374:657))
          (PORT ADR1 (449:449:713)(449:449:713))
          (PORT ADR2 (459:459:762)(459:459:762))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>82_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (534:534:856)(534:534:856))
          (PORT ADR3 (441:441:787)(441:441:787))
          (PORT ADR4 (374:374:657)(374:374:657))
          (PORT ADR1 (449:449:713)(449:449:713))
          (PORT ADR2 (459:459:762)(459:459:762))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (2009:2119:3237)(2009:2119:3237))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1144:1291:1850)(1144:1291:1850))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (250:250:457)(250:250:457))
          (PORT ADR0 (654:654:1061)(654:654:1061))
          (PORT ADR3 (551:551:929)(551:551:929))
          (PORT ADR5 (117:117:304)(117:117:304))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR1 (598:598:897)(598:598:897))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s\<2\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1729:1859:2792)(1729:1859:2792))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1148:1337:1896)(1148:1337:1896))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>61)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (531:531:931)(531:531:931))
          (PORT ADR0 (689:689:1130)(689:689:1130))
          (PORT ADR1 (906:906:1402)(906:906:1402))
          (PORT ADR4 (463:463:839)(463:463:839))
          (PORT ADR2 (607:607:986)(607:607:986))
          (PORT ADR3 (421:421:730)(421:421:730))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (666:666:1077)(666:666:1077))
          (PORT ADR4 (484:484:832)(484:484:832))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (745:745:1271)(745:745:1271))
          (PORT ADR2 (579:579:960)(579:579:960))
          (PORT ADR0 (666:666:1077)(666:666:1077))
          (PORT ADR4 (484:484:832)(484:484:832))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1734:1867:2800)(1734:1867:2800))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1147:1293:1852)(1147:1293:1852))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1728:1838:2771)(1728:1838:2771))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1144:1291:1850)(1144:1291:1850))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (452:452:788)(452:452:788))
          (PORT ADR2 (562:562:921)(562:562:921))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (632:632:1064)(632:632:1064))
          (PORT ADR4 (1280:1280:1964)(1280:1280:1964))
          (PORT ADR2 (588:588:1004)(588:588:1004))
          (PORT ADR3 (709:709:1369)(709:709:1369))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<1\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (886:886:1470)(886:886:1470))
          (PORT ADR1 (1046:1046:1635)(1046:1046:1635))
          (PORT ADR5 (544:544:978)(544:544:978))
          (PORT ADR0 (651:651:1008)(651:651:1008))
          (PORT ADR2 (854:854:1424)(854:854:1424))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (828:1017:1327)(828:1017:1327))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (36:36:138)(36:36:138))
          (PORT ADR0 (346:346:623)(346:346:623))
          (PORT ADR4 (499:499:915)(499:499:915))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (834:993:1303)(834:993:1303))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:184)(70:70:184))
          (PORT ADR2 (251:251:480)(251:251:480))
          (PORT ADR5 (460:460:824)(460:460:824))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (827:973:1283)(827:973:1283))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (86:86:211)(86:86:211))
          (PORT ADR1 (418:418:705)(418:418:705))
          (PORT ADR3 (548:548:1033)(548:548:1033))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (824:971:1281)(824:971:1281))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (36:36:138)(36:36:138))
          (PORT ADR2 (358:358:641)(358:358:641))
          (PORT ADR1 (705:705:1143)(705:705:1143))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd41\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd41_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd41)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2106:2265:3282)(2106:2265:3282))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd41\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (278:278:457)(278:278:457))
          (PORT ADR2 (668:668:1152)(668:668:1152))
          (PORT ADR0 (1249:1249:1952)(1249:1249:1952))
          (PORT ADR4 (55:55:169)(55:55:169))
          (PORT ADR3 (885:885:1563)(885:885:1563))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd44\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1249:1249:1952)(1249:1249:1952))
          (PORT ADR3 (885:885:1563)(885:885:1563))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd40)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2099:2245:3262)(2099:2245:3262))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd40\-In21)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (40:40:148)(40:40:148))
          (PORT ADR3 (683:683:1263)(683:683:1263))
          (PORT ADR4 (71:71:196)(71:71:196))
          (PORT ADR2 (1161:1161:1832)(1161:1161:1832))
          (PORT ADR1 (925:925:1539)(925:925:1539))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_rdy_busy_n1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1229:1229:1866)(1229:1229:1866))
          (PORT ADR5 (1041:1041:1782)(1041:1041:1782))
          (PORT ADR4 (1131:1131:1886)(1131:1131:1886))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<4\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_271_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (450:450:792)(450:450:792))
          (PORT ADR1 (573:573:1001)(573:573:1001))
          (PORT ADR3 (353:353:740)(353:353:740))
          (PORT ADR2 (411:411:704)(411:411:704))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_281_xo\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (575:575:997)(575:575:997))
          (PORT ADR4 (450:450:792)(450:450:792))
          (PORT ADR1 (573:573:1001)(573:573:1001))
          (PORT ADR3 (353:353:740)(353:353:740))
          (PORT ADR2 (411:411:704)(411:411:704))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1007:1151:1627)(1007:1151:1627))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_271_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (683:683:1140)(683:683:1140))
          (PORT ADR2 (420:420:738)(420:420:738))
          (PORT ADR3 (375:375:686)(375:375:686))
          (PORT ADR4 (337:337:634)(337:337:634))
          (PORT ADR1 (503:503:891)(503:503:891))
          (PORT ADR5 (107:107:279)(107:107:279))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (986:1140:1616)(986:1140:1616))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last\[12\]_reduce_xor_281_xo\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (613:613:1034)(613:613:1034))
          (PORT ADR2 (406:406:711)(406:406:711))
          (PORT ADR3 (353:353:647)(353:353:647))
          (PORT ADR4 (314:314:612)(314:314:612))
          (PORT ADR5 (284:284:561)(284:284:561))
          (PORT ADR1 (371:371:595)(371:371:595))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1027:1168:1751)(1027:1168:1751))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1040:1182:1765)(1040:1182:1765))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1072:1216:1799)(1072:1216:1799))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1051:1205:1788)(1051:1205:1788))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<12\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (843:984:1469)(843:984:1469))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (856:998:1483)(856:998:1483))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[11\]_RD_PNTR\[12\]_XOR_93_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (515:515:865)(515:515:865))
          (PORT ADR3 (660:660:1223)(660:660:1223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[10\]_RD_PNTR\[11\]_XOR_94_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (331:331:631)(331:331:631))
          (PORT ADR1 (515:515:865)(515:515:865))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (882:990:1475)(882:990:1475))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (888:1032:1517)(888:1032:1517))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[8\]_RD_PNTR\[9\]_XOR_96_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (506:506:890)(506:506:890))
          (PORT ADR4 (335:335:628)(335:335:628))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[9\]_RD_PNTR\[10\]_XOR_95_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (391:391:721)(391:391:721))
          (PORT ADR4 (335:335:628)(335:335:628))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (865:967:1452)(865:967:1452))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (867:1021:1506)(867:1021:1506))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[7\]_RD_PNTR\[8\]_XOR_97_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (639:639:1045)(639:639:1045))
          (PORT ADR1 (509:509:842)(509:509:842))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/Mxor_RD_PNTR\[6\]_RD_PNTR\[7\]_XOR_98_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (439:439:758)(439:439:758))
          (PORT ADR0 (639:639:1045)(639:639:1045))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (856:931:1416)(856:931:1416))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>82)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (187:187:368)(187:187:368))
          (PORT ADR2 (358:358:587)(358:358:587))
          (PORT ADR1 (551:551:827)(551:551:827))
          (PORT ADR0 (548:548:893)(548:548:893))
          (PORT ADR4 (323:323:589)(323:323:589))
          (PORT ADR3 (260:260:481)(260:260:481))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>51\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>51_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>51\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>51_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (586:586:1001)(586:586:1001))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (320:320:539)(320:320:539))
          (PORT ADR4 (221:221:443)(221:221:443))
          (PORT ADR0 (409:409:681)(409:409:681))
          (PORT ADR3 (283:283:488)(283:283:488))
          (PORT ADR1 (448:448:722)(448:448:722))
          (PORT ADR5 (379:379:706)(379:379:706))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (428:428:707)(428:428:707))
          (PORT ADR5 (190:190:371)(190:190:371))
          (PORT ADR2 (350:350:570)(350:350:570))
          (PORT ADR1 (393:393:651)(393:393:651))
          (PORT ADR3 (438:438:790)(438:438:790))
          (PORT ADR4 (422:422:776)(422:422:776))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>511)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (333:333:578)(333:333:578))
          (PORT ADR1 (412:412:704)(412:412:704))
          (PORT ADR4 (249:249:450)(249:249:450))
          (PORT ADR3 (317:317:555)(317:317:555))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<1\>_SW01)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (333:333:578)(333:333:578))
          (PORT ADR1 (412:412:704)(412:412:704))
          (PORT ADR4 (249:249:450)(249:249:450))
          (PORT ADR3 (317:317:555)(317:317:555))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0743\[11\:0\]_Madd_xor\<0\>82)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (523:523:883)(523:523:883))
          (PORT ADR3 (295:295:516)(295:295:516))
          (PORT ADR0 (520:520:865)(520:520:865))
          (PORT ADR1 (415:415:656)(415:415:656))
          (PORT ADR4 (206:206:408)(206:206:408))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (569:569:1012)(569:569:1012))
          (PORT ADR3 (1154:1154:1902)(1154:1154:1902))
          (PORT ADR1 (681:681:1081)(681:681:1081))
          (PORT ADR2 (643:643:1159)(643:643:1159))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<4\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (995:995:1661)(995:995:1661))
          (PORT ADR0 (1160:1160:1887)(1160:1160:1887))
          (PORT ADR3 (526:526:1014)(526:526:1014))
          (PORT ADR1 (558:558:906)(558:558:906))
          (PORT ADR2 (742:742:1214)(742:742:1214))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>4\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>4_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (266:266:483)(266:266:483))
          (PORT ADR3 (973:973:1623)(973:973:1623))
          (PORT ADR4 (222:222:450)(222:222:450))
          (PORT ADR1 (563:563:945)(563:563:945))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd28\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (266:266:483)(266:266:483))
          (PORT ADR4 (222:222:450)(222:222:450))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1437:1500:2043)(1437:1500:2043))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (568:568:1068)(568:568:1068))
          (PORT ADR0 (1041:1041:1740)(1041:1041:1740))
          (PORT ADR1 (804:804:1332)(804:804:1332))
          (PORT ADR2 (426:426:728)(426:426:728))
          (PORT ADR4 (335:335:622)(335:335:622))
          (PORT ADR5 (23:23:131)(23:23:131))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (664:664:1070)(664:664:1070))
          (PORT ADR3 (1009:1009:1612)(1009:1009:1612))
          (PORT ADR0 (784:784:1235)(784:784:1235))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1055:1055:1663)(1055:1055:1663))
          (PORT ADR2 (594:594:992)(594:594:992))
          (PORT ADR1 (845:845:1361)(845:845:1361))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR0 (949:949:1471)(949:949:1471))
          (PORT ADR3 (875:875:1540)(875:875:1540))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1105:1294:1877)(1105:1294:1877))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1111:1270:1853)(1111:1270:1853))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1104:1250:1833)(1104:1250:1833))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1101:1248:1831)(1101:1248:1831))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (858:988:1445)(858:988:1445))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1152:1341:1884)(1152:1341:1884))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (864:1012:1469)(864:1012:1469))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1158:1317:1860)(1158:1317:1860))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (863:996:1453)(863:996:1453))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1151:1297:1840)(1151:1297:1840))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (857:967:1424)(857:967:1424))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1148:1295:1838)(1148:1295:1838))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (761:891:1284)(761:891:1284))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1204:1393:1939)(1204:1393:1939))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (767:915:1308)(767:915:1308))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1210:1369:1915)(1210:1369:1915))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (766:899:1292)(766:899:1292))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1203:1349:1895)(1203:1349:1895))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (760:870:1263)(760:870:1263))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1200:1347:1893)(1200:1347:1893))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1\<11\>\/port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (655:655:1047)(655:655:1047))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (789:935:1328)(789:935:1328))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (1193:1278:1824)(1193:1278:1824))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:188)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<6\>_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (544:544:968)(544:544:968))
          (PORT ADR5 (505:505:877)(505:505:877))
          (PORT ADR3 (347:347:639)(347:347:639))
          (PORT ADR0 (359:359:636)(359:359:636))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1626:1626:2564)(1626:1626:2564))
          (PORT ADR4 (878:878:1421)(878:878:1421))
          (PORT ADR3 (351:351:732)(351:351:732))
          (PORT ADR2 (938:938:1582)(938:938:1582))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<5\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (529:529:853)(529:529:853))
          (PORT ADR2 (545:545:889)(545:545:889))
          (PORT ADR5 (313:313:555)(313:313:555))
          (PORT ADR4 (459:459:773)(459:459:773))
          (PORT ADR3 (535:535:929)(535:535:929))
          (PORT ADR0 (564:564:887)(564:564:887))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0705\[9\:0\]_xor\<6\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (318:318:534)(318:318:534))
          (PORT ADR0 (439:439:712)(439:439:712))
          (PORT ADR3 (511:511:840)(511:511:840))
          (PORT ADR5 (375:375:629)(375:375:629))
          (PORT ADR4 (362:362:612)(362:362:612))
          (PORT ADR1 (555:555:879)(555:555:879))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd4_lut\<0\>61\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd4_lut\<0\>61_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71_SW2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (758:758:1278)(758:758:1278))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71_SW2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (214:214:354)(214:214:354))
          (PORT ADR1 (568:568:866)(568:568:866))
          (PORT ADR5 (202:202:368)(202:202:368))
          (PORT ADR0 (454:454:727)(454:454:727))
          (PORT ADR3 (442:442:760)(442:442:760))
          (PORT ADR4 (579:579:1002)(579:579:1002))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71_SW2_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (305:305:514)(305:305:514))
          (PORT ADR5 (189:189:355)(189:189:355))
          (PORT ADR1 (426:426:669)(426:426:669))
          (PORT ADR3 (318:318:512)(318:318:512))
          (PORT ADR2 (505:505:799)(505:505:799))
          (PORT ADR4 (563:563:992)(563:563:992))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd4_lut\<0\>611)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (293:293:510)(293:293:510))
          (PORT ADR4 (244:244:411)(244:244:411))
          (PORT ADR1 (655:655:1023)(655:655:1023))
          (PORT ADR2 (355:355:615)(355:355:615))
          (PORT ADR3 (292:292:514)(292:292:514))
          (PORT ADR5 (354:354:611)(354:354:611))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd4_xor\<0\>711)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (427:427:654)(427:427:654))
          (PORT ADR4 (370:370:626)(370:370:626))
          (PORT ADR2 (193:193:350)(193:193:350))
          (PORT ADR3 (291:291:525)(291:291:525))
          (PORT ADR5 (354:354:611)(354:354:611))
          (PORT ADR0 (445:445:719)(445:445:719))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1278:1444:2102)(1278:1444:2102))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (75:75:177)(75:75:177))
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR1 (575:575:974)(575:575:974))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1279:1436:2094)(1279:1436:2094))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (365:365:721)(365:365:721))
          (PORT ADR2 (305:305:544)(305:305:544))
          (PORT ADR5 (123:123:295)(123:123:295))
          (PORT ADR1 (464:464:789)(464:464:789))
          (PORT ADR3 (248:248:481)(248:248:481))
          (PORT ADR0 (348:348:645)(348:348:645))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1317:1447:2105)(1317:1447:2105))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (109:109:238)(109:109:238))
          (PORT ADR1 (315:315:613)(315:315:613))
          (PORT ADR2 (478:478:877)(478:478:877))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1269:1430:2088)(1269:1430:2088))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (428:428:655)(428:428:655))
          (PORT ADR0 (490:490:844)(490:490:844))
          (PORT ADR5 (73:73:175)(73:73:175))
          (PORT ADR2 (255:255:482)(255:255:482))
          (PORT ADR3 (414:414:787)(414:414:787))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (912:912:1540)(912:912:1540))
          (PORT ADR1 (483:483:828)(483:483:828))
          (PORT ADR3 (357:357:696)(357:357:696))
          (PORT ADR5 (154:154:356)(154:154:356))
          (PORT ADR4 (338:338:634)(338:338:634))
          (PORT ADR2 (223:223:415)(223:223:415))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1564:1564:2406)(1564:1564:2406))
          (PORT ADR5 (653:653:1161)(653:653:1161))
          (PORT ADR2 (958:958:1599)(958:958:1599))
          (PORT ADR0 (951:951:1596)(951:951:1596))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_USE_BKST\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_USE_BKST_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_USE_BKST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2294:2451:3626)(2294:2451:3626))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (485:485:859)(485:485:859))
          (PORT ADR2 (556:556:929)(556:556:929))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (131:131:267)(131:131:267))
          (PORT ADR4 (485:485:859)(485:485:859))
          (PORT ADR2 (556:556:929)(556:556:929))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_CMD_VALID)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2344:2468:3643)(2344:2468:3643))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1000_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (553:553:1013)(553:553:1013))
          (PORT ADR5 (603:603:1100)(603:603:1100))
          (PORT ADR2 (571:571:1018)(571:571:1018))
          (PORT ADR1 (629:629:1108)(629:629:1108))
          (PORT ADR0 (648:648:1120)(648:648:1120))
          (PORT ADR3 (257:257:524)(257:257:524))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1931_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (158:158:349)(158:158:349))
          (PORT ADR2 (529:529:934)(529:529:934))
          (PORT ADR1 (401:401:675)(401:401:675))
          (PORT ADR3 (270:270:525)(270:270:525))
          (PORT ADR4 (202:202:432)(202:202:432))
          (PORT ADR0 (258:258:474)(258:258:474))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd58\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd58_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd58)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (2239:2405:3507)(2239:2405:3507))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd58\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:372)(212:212:372))
          (PORT ADR0 (1298:1298:1998)(1298:1298:1998))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd47\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (797:797:1329)(797:797:1329))
          (PORT ADR2 (903:903:1476)(903:903:1476))
          (PORT ADR0 (1298:1298:1998)(1298:1298:1998))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n016271)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:268)(105:105:268))
          (PORT ADR2 (253:253:457)(253:253:457))
          (PORT ADR0 (274:274:483)(274:274:483))
          (PORT ADR4 (1262:1262:2035)(1262:1262:2035))
          (PORT ADR5 (1335:1335:2154)(1335:1335:2154))
          (PORT ADR1 (1513:1513:2417)(1513:1513:2417))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (750:899:1343)(750:899:1343))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2828:2985:4472)(2828:2985:4472))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (752:880:1324)(752:880:1324))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2866:2996:4483)(2866:2996:4483))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (762:935:1379)(762:935:1379))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2818:2979:4466)(2818:2979:4466))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<25\>\/HDMI\/enc0\/pixel2x\/dataint\<25\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<25\>\/HDMI\/enc0\/pixel2x\/dataint\<25\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:153)(11:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:153)(11:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:166)(-20:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:166)(-20:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:56)(102:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:56)(102:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:161)(9:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:161)(9:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:134)(8:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:134)(8:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:24)(124:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:24)(124:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd6_cy\<0\>61)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (270:270:465)(270:270:465))
          (PORT ADR4 (344:344:626)(344:344:626))
          (PORT ADR5 (375:375:629)(375:375:629))
          (PORT ADR0 (544:544:879)(544:544:879))
          (PORT ADR1 (658:658:999)(658:658:999))
          (PORT ADR2 (313:313:522)(313:313:522))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (657:787:1134)(657:787:1134))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1320:1509:2175)(1320:1509:2175))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<5\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (761:761:1269)(761:761:1269))
          (PORT ADR2 (282:282:530)(282:282:530))
          (PORT ADR1 (455:455:764)(455:455:764))
          (PORT ADR3 (578:578:995)(578:578:995))
          (PORT ADR5 (107:107:279)(107:107:279))
          (PORT ADR4 (49:49:209)(49:49:209))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (805:805:1414)(805:805:1414))
          (PORT ADR0 (298:298:527)(298:298:527))
          (PORT ADR1 (424:424:725)(424:424:725))
          (PORT ADR2 (137:137:290)(137:137:290))
          (PORT ADR5 (111:111:283)(111:111:283))
          (PORT ADR3 (248:248:569)(248:248:569))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<4\>3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1592:1592:2476)(1592:1592:2476))
          (PORT ADR0 (1021:1021:1679)(1021:1021:1679))
          (PORT ADR5 (918:918:1598)(918:918:1598))
          (PORT ADR3 (924:924:1662)(924:924:1662))
          (PORT ADR1 (886:886:1398)(886:886:1398))
          (PORT ADR4 (167:167:377)(167:167:377))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (656:766:1113)(656:766:1113))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1316:1463:2129)(1316:1463:2129))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<4\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1145:1145:1854)(1145:1145:1854))
          (PORT ADR3 (167:167:387)(167:167:387))
          (PORT ADR5 (174:174:392)(174:174:392))
          (PORT ADR0 (345:345:600)(345:345:600))
          (PORT ADR2 (262:262:481)(262:262:481))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1861:1991:2993)(1861:1991:2993))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1309:1498:2156)(1309:1498:2156))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>91)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (153:153:344)(153:153:344))
          (PORT ADR0 (799:799:1336)(799:799:1336))
          (PORT ADR2 (165:165:316)(165:165:316))
          (PORT ADR4 (49:49:209)(49:49:209))
          (PORT ADR3 (258:258:453)(258:258:453))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>91_SW6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (417:417:670)(417:417:670))
          (PORT ADR5 (75:75:177)(75:75:177))
          (PORT ADR2 (316:316:527)(316:316:527))
          (PORT ADR4 (204:204:382)(204:204:382))
          (PORT ADR3 (142:142:347)(142:142:347))
          (PORT ADR1 (311:311:484)(311:311:484))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>91_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (421:421:661)(421:421:661))
          (PORT ADR2 (213:213:350)(213:213:350))
          (PORT ADR5 (189:189:355)(189:189:355))
          (PORT ADR3 (259:259:491)(259:259:491))
          (PORT ADR4 (123:123:239)(123:123:239))
          (PORT ADR0 (436:436:659)(436:436:659))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (272:272:575)(272:272:575))
          (PORT ADR5 (279:279:509)(279:279:509))
          (PORT ADR0 (420:420:691)(420:420:691))
          (PORT ADR1 (395:395:634)(395:395:634))
          (PORT ADR2 (325:325:534)(325:325:534))
          (PORT ADR3 (262:262:457)(262:262:457))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd47)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2270:2459:3561)(2270:2459:3561))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd47\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR5 (842:842:1342)(842:842:1342))
          (PORT ADR4 (755:755:1295)(755:755:1295))
          (PORT ADR1 (617:617:965)(617:617:965))
          (PORT ADR2 (737:737:1146)(737:737:1146))
          (PORT ADR0 (836:836:1368)(836:836:1368))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2276:2435:3537)(2276:2435:3537))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd44\-In2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (474:474:784)(474:474:784))
          (PORT ADR1 (600:600:1023)(600:600:1023))
          (PORT ADR3 (521:521:989)(521:521:989))
          (PORT ADR0 (714:714:1221)(714:714:1221))
          (PORT ADR5 (538:538:970)(538:538:970))
          (PORT ADR2 (265:265:491)(265:265:491))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd44)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2269:2415:3517)(2269:2415:3517))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd44\-In3)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1119:1119:1779)(1119:1119:1779))
          (PORT ADR0 (631:631:1043)(631:631:1043))
          (PORT ADR2 (626:626:1101)(626:626:1101))
          (PORT ADR4 (84:84:209)(84:84:209))
          (PORT ADR1 (851:851:1393)(851:851:1393))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (748:878:1322)(748:878:1322))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2858:3047:4534)(2858:3047:4534))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n016272)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (256:256:463)(256:256:463))
          (PORT ADR2 (172:172:317)(172:172:317))
          (PORT ADR4 (1592:1592:2597)(1592:1592:2597))
          (PORT ADR5 (17:17:119)(17:17:119))
          (PORT ADR3 (1157:1157:1857)(1157:1157:1857))
          (PORT ADR1 (1830:1830:2854)(1830:1830:2854))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (754:902:1346)(754:902:1346))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2864:3023:4510)(2864:3023:4510))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n016273)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (144:144:291)(144:144:291))
          (PORT ADR4 (963:963:1553)(963:963:1553))
          (PORT ADR0 (236:236:419)(236:236:419))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (753:886:1330)(753:886:1330))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2857:3003:4490)(2857:3003:4490))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (747:857:1301)(747:857:1301))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2854:3001:4488)(2854:3001:4488))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd_lut\<0\>\/HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd_lut\<0\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (414:414:674)(414:414:674))
          (PORT ADR2 (457:457:781)(457:457:781))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291201_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:456)(217:217:456))
          (PORT ADR0 (389:389:675)(389:389:675))
          (PORT ADR3 (240:240:450)(240:240:450))
          (PORT ADR1 (414:414:674)(414:414:674))
          (PORT ADR2 (457:457:781)(457:457:781))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encg\/ADDERTREE_INTERNAL_Madd41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (545:545:841)(545:545:841))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR3 (226:226:510)(226:226:510))
          (PORT ADR0 (390:390:646)(390:390:646))
          (PORT ADR2 (405:405:669)(405:405:669))
          (PORT ADR4 (184:184:377)(184:184:377))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db25)
      (DELAY
        (ABSOLUTE
          (PORT CE (574:707:1016)(574:707:1016))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db24)
      (DELAY
        (ABSOLUTE
          (PORT CE (568:678:987)(568:678:987))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/ram_empty_i)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SET (1490:1631:2424)(1490:1631:2424))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (84:186:186)(84:186:186))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:275)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:275)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/FIFO_rd_en1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (447:447:809)(447:447:809))
          (PORT ADR3 (1038:1038:1780)(1038:1038:1780))
          (PORT ADR5 (2589:2589:4163)(2589:2589:4163))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/ram_rd_en_i1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR3 (118:118:353)(118:118:353))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>4\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>4_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (382:382:651)(382:382:651))
          (PORT ADR2 (325:325:541)(325:325:541))
          (PORT ADR0 (434:434:703)(434:434:703))
          (PORT ADR4 (226:226:448)(226:226:448))
          (PORT ADR1 (745:745:1194)(745:745:1194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<5\>2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (382:382:651)(382:382:651))
          (PORT ADR2 (325:325:541)(325:325:541))
          (PORT ADR0 (434:434:703)(434:434:703))
          (PORT ADR4 (226:226:448)(226:226:448))
          (PORT ADR1 (745:745:1194)(745:745:1194))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<3\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (620:620:1086)(620:620:1086))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE LED_2_OBUF_1_958\.D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<3\>_SW0_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (297:297:539)(297:297:539))
          (PORT ADR4 (257:257:462)(257:257:462))
          (PORT ADR1 (511:511:845)(511:511:845))
          (PORT ADR3 (301:301:612)(301:301:612))
          (PORT ADR0 (445:445:724)(445:445:724))
          (PORT ADR2 (441:441:725)(441:441:725))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (645:645:1151)(645:645:1151))
          (PORT ADR1 (229:229:448)(229:229:448))
          (PORT ADR2 (267:267:515)(267:267:515))
          (PORT ADR0 (520:520:897)(520:520:897))
          (PORT ADR3 (210:210:439)(210:210:439))
          (PORT ADR4 (175:175:382)(175:175:382))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_P_Term\[5\]_GND_47_o_add_62_OUT_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (356:356:639)(356:356:639))
          (PORT ADR2 (447:447:727)(447:447:727))
          (PORT ADR3 (398:398:664)(398:398:664))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0484_Madd_xor\<0\>71_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (129:129:299)(129:129:299))
          (PORT ADR1 (1108:1108:1750)(1108:1108:1750))
          (PORT ADR4 (591:591:1036)(591:591:1036))
          (PORT ADR2 (819:819:1355)(819:819:1355))
          (PORT ADR0 (671:671:1052)(671:671:1052))
          (PORT ADR3 (181:181:455)(181:181:455))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>71)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (259:259:508)(259:259:508))
          (PORT ADR2 (284:284:516)(284:284:516))
          (PORT ADR3 (223:223:444)(223:223:444))
          (PORT ADR1 (799:799:1289)(799:799:1289))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd26\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd26_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1265:1419:1877)(1265:1419:1877))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd26\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (241:241:421)(241:241:421))
          (PORT ADR4 (407:407:749)(407:407:749))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd27\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (408:408:679)(408:408:679))
          (PORT ADR4 (407:407:749)(407:407:749))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>5\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>5_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (339:339:714)(339:339:714))
          (PORT ADR0 (252:252:479)(252:252:479))
          (PORT ADR4 (346:346:638)(346:346:638))
          (PORT ADR2 (576:576:966)(576:576:966))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd32\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (252:252:479)(252:252:479))
          (PORT ADR4 (346:346:638)(346:346:638))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd32)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1399:1507:2041)(1399:1507:2041))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (256:256:498)(256:256:498))
          (PORT ADR3 (508:508:916)(508:508:916))
          (PORT ADR4 (381:381:711)(381:381:711))
          (PORT ADR2 (381:381:679)(381:381:679))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_250_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (463:463:806)(463:463:806))
          (PORT ADR3 (369:369:762)(369:369:762))
          (PORT ADR4 (346:346:653)(346:346:653))
          (PORT ADR2 (421:421:702)(421:421:702))
          (PORT ADR5 (36:36:144)(36:36:144))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UICMDEN)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SSET (2424:2578:3844)(2424:2578:3844))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UICMDEN_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (733:733:1080)(733:733:1080))
          (PORT ADR3 (204:204:431)(204:204:431))
          (PORT ADR4 (2173:2173:3403)(2173:2173:3403))
          (PORT ADR5 (27:27:129)(27:27:129))
          (PORT ADR2 (1793:1793:2796)(1793:1793:2796))
          (PORT ADR0 (766:766:1153)(766:766:1153))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd49)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2532:2686:4016)(2532:2686:4016))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd49\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (861:861:1340)(861:861:1340))
          (PORT ADR5 (43:43:145)(43:43:145))
          (PORT ADR0 (531:531:906)(531:531:906))
          (PORT ADR1 (479:479:796)(479:479:796))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (694:848:1295)(694:848:1295))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd43\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1416:1416:2238)(1416:1416:2238))
          (PORT ADR4 (476:476:870)(476:476:870))
          (PORT ADR2 (553:553:939)(553:553:939))
          (PORT ADR3 (984:984:1526)(984:984:1526))
          (PORT ADR5 (424:424:763)(424:424:763))
          (PORT ADR1 (591:591:1022)(591:591:1022))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1436_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (474:474:854)(474:474:854))
          (PORT ADR2 (824:824:1382)(824:824:1382))
          (PORT ADR1 (637:637:1053)(637:637:1053))
          (PORT ADR0 (825:825:1437)(825:825:1437))
          (PORT ADR5 (18:18:126)(18:18:126))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_g\<1\>\/HDMI\/clrbar\/o_g\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429134)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1250:1250:1910)(1250:1250:1910))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429134_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (252:252:451)(252:252:451))
          (PORT ADR3 (931:931:1465)(931:931:1465))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1161:1303:1872)(1161:1303:1872))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429134_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1073:1073:1691)(1073:1073:1691))
          (PORT ADR2 (214:214:355)(214:214:355))
          (PORT ADR1 (751:751:1123)(751:751:1123))
          (PORT ADR4 (85:85:214)(85:85:214))
          (PORT ADR0 (1469:1469:2258)(1469:1469:2258))
          (PORT ADR3 (668:668:1146)(668:668:1146))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042912621)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (813:813:1273)(813:813:1273))
          (PORT ADR4 (1310:1310:2066)(1310:1310:2066))
          (PORT ADR1 (1099:1099:1723)(1099:1099:1723))
          (PORT ADR3 (1152:1152:1834)(1152:1152:1834))
          (PORT ADR2 (1519:1519:2309)(1519:1519:2309))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n042912821)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (813:813:1273)(813:813:1273))
          (PORT ADR4 (1310:1310:2066)(1310:1310:2066))
          (PORT ADR1 (1099:1099:1723)(1099:1099:1723))
          (PORT ADR3 (1152:1152:1834)(1152:1152:1834))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1172:1326:1895)(1172:1326:1895))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429136)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1271:1271:1929)(1271:1271:1929))
          (PORT ADR0 (806:806:1251)(806:806:1251))
          (PORT ADR4 (266:266:497)(266:266:497))
          (PORT ADR5 (57:57:159)(57:57:159))
          (PORT ADR2 (1202:1202:1871)(1202:1202:1871))
          (PORT ADR3 (103:103:251)(103:103:251))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_rstsync)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:243)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:243)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_rstp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:243)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:243)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/wa\<2\>\/HDMI\/enc0\/pixel2x\/wa\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_wa2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1813:1955:2950)(1813:1955:2950))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_wa_d21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (208:208:349)(208:208:349))
          (PORT ADR4 (73:73:202)(73:73:202))
          (PORT ADR1 (393:393:610)(393:393:610))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_wa_d31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (263:263:490)(263:263:490))
          (PORT ADR2 (208:208:349)(208:208:349))
          (PORT ADR4 (73:73:202)(73:73:202))
          (PORT ADR1 (393:393:610)(393:393:610))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_wa3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT RST (1839:1947:2942)(1839:1947:2942))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_wa1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1845:1989:2984)(1845:1989:2984))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_wa_d111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (104:104:226)(104:104:226))
          (PORT ADR1 (270:270:483)(270:270:483))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_wa0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1824:1978:2973)(1824:1978:2973))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_wa_d11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (51:51:153)(51:51:153))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/ram_empty_fb_i)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (1567:1713:2506)(1567:1713:2506))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:239)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:239)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/comp0_comp1_OR_12_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (154:154:305)(154:154:305))
          (PORT ADR4 (73:73:198)(73:73:198))
          (PORT ADR0 (514:514:873)(514:514:873))
          (PORT ADR5 (400:400:782)(400:400:782))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/ADDERTREE_INTERNAL_Madd6_cy\<0\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (303:303:547)(303:303:547))
          (PORT ADR1 (658:658:1015)(658:658:1015))
          (PORT ADR4 (261:261:453)(261:261:453))
          (PORT ADR5 (223:223:401)(223:223:401))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>3\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>3_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>3\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>3_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:446)(267:267:446))
          (PORT ADR3 (1112:1112:1744)(1112:1112:1744))
          (PORT ADR4 (587:587:1057)(587:587:1057))
          (PORT ADR2 (817:817:1357)(817:817:1357))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd36\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:446)(267:267:446))
          (PORT ADR2 (817:817:1357)(817:817:1357))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd36)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (938:1048:1537)(938:1048:1537))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (676:676:1093)(676:676:1093))
          (PORT ADR1 (549:549:862)(549:549:862))
          (PORT ADR2 (453:453:740)(453:453:740))
          (PORT ADR3 (218:218:467)(218:218:467))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (466:466:856)(466:466:856))
          (PORT ADR0 (676:676:1093)(676:676:1093))
          (PORT ADR1 (549:549:862)(549:549:862))
          (PORT ADR2 (453:453:740)(453:453:740))
          (PORT ADR3 (218:218:467)(218:218:467))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (724:724:1210)(724:724:1210))
          (PORT ADR3 (1180:1180:1914)(1180:1180:1914))
          (PORT ADR4 (779:779:1307)(779:779:1307))
          (PORT ADR5 (167:167:351)(167:167:351))
          (PORT ADR1 (652:652:1080)(652:652:1080))
          (PORT ADR0 (587:587:1030)(587:587:1030))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1177:1177:1961)(1177:1177:1961))
          (PORT ADR1 (658:658:1034)(658:658:1034))
          (PORT ADR4 (447:447:776)(447:447:776))
          (PORT ADR0 (862:862:1353)(862:862:1353))
          (PORT ADR2 (796:796:1284)(796:796:1284))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd29\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd29_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (321:321:630)(321:321:630))
          (PORT ADR2 (709:709:1015)(709:709:1015))
          (PORT ADR5 (528:528:958)(528:528:958))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (725:725:1205)(725:725:1205))
          (PORT ADR4 (797:797:1440)(797:797:1440))
          (PORT ADR3 (363:363:720)(363:363:720))
          (PORT ADR2 (542:542:936)(542:542:936))
          (PORT ADR0 (586:586:985)(586:586:985))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (591:737:1085)(591:737:1085))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd29\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:209)(84:84:209))
          (PORT ADR0 (395:395:638)(395:395:638))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (666:666:1139)(666:666:1139))
          (PORT ADR1 (926:926:1304)(926:926:1304))
          (PORT ADR3 (584:584:1098)(584:584:1098))
          (PORT ADR4 (84:84:209)(84:84:209))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (588:735:1083)(588:735:1083))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/de)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n154111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (394:394:671)(394:394:671))
          (PORT ADR3 (425:425:780)(425:425:780))
          (PORT ADR5 (133:133:323)(133:133:323))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1541_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (606:606:1083)(606:606:1083))
          (PORT ADR4 (425:425:772)(425:425:772))
          (PORT ADR2 (198:198:343)(198:198:343))
          (PORT ADR1 (2486:2486:3865)(2486:2486:3865))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIADDR_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (548:696:967)(548:696:967))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2592:2751:4081)(2592:2751:4081))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<1\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (811:811:1287)(811:811:1287))
          (PORT ADR0 (658:658:1032)(658:658:1032))
          (PORT ADR4 (453:453:806)(453:453:806))
          (PORT ADR2 (1791:1791:2788)(1791:1791:2788))
          (PORT ADR3 (2325:2325:3734)(2325:2325:3734))
          (PORT ADR1 (467:467:792)(467:467:792))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIADDR_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (547:680:951)(547:680:951))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2585:2731:4061)(2585:2731:4061))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<1\>4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (263:263:534)(263:263:534))
          (PORT ADR1 (503:503:861)(503:503:861))
          (PORT ADR4 (284:284:568)(284:284:568))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIADDR_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (541:651:922)(541:651:922))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2582:2729:4059)(2582:2729:4059))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1738:1738:2855)(1738:1738:2855))
          (PORT ADR1 (525:525:856)(525:525:856))
          (PORT ADR0 (730:730:1231)(730:730:1231))
          (PORT ADR5 (877:877:1463)(877:877:1463))
          (PORT ADR2 (851:851:1286)(851:851:1286))
          (PORT ADR3 (241:241:491)(241:241:491))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd24\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd24_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIDRPUPDATE_Mux_269_o_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (362:362:703)(362:362:703))
          (PORT ADR0 (666:666:1119)(666:666:1119))
          (PORT ADR5 (373:373:691)(373:373:691))
          (PORT ADR1 (767:767:1300)(767:767:1300))
          (PORT ADR2 (804:804:1288)(804:804:1288))
          (PORT ADR3 (445:445:819)(445:445:819))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1652:1799:2473)(1652:1799:2473))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd24\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (249:249:455)(249:249:455))
          (PORT ADR4 (440:440:808)(440:440:808))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd25\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (511:511:864)(511:511:864))
          (PORT ADR4 (440:440:808)(440:440:808))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429136_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1471:1471:2292)(1471:1471:2292))
          (PORT ADR0 (1209:1209:1869)(1209:1209:1869))
          (PORT ADR4 (740:740:1213)(740:740:1213))
          (PORT ADR3 (927:927:1503)(927:927:1503))
          (PORT ADR5 (828:828:1366)(828:828:1366))
          (PORT ADR2 (1079:1079:1642)(1079:1079:1642))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042912822)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1140:1140:1786)(1140:1140:1786))
          (PORT ADR4 (1152:1152:1814)(1152:1152:1814))
          (PORT ADR1 (765:765:1141)(765:765:1141))
          (PORT ADR0 (246:246:447)(246:246:447))
          (PORT ADR3 (918:918:1531)(918:918:1531))
          (PORT ADR5 (650:650:1070)(650:650:1070))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1225:1371:1940)(1225:1371:1940))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429128)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1049:1049:1647)(1049:1049:1647))
          (PORT ADR2 (1211:1211:1872)(1211:1211:1872))
          (PORT ADR1 (351:351:598)(351:351:598))
          (PORT ADR4 (87:87:212)(87:87:212))
          (PORT ADR0 (751:751:1100)(751:751:1100))
          (PORT ADR3 (110:110:339)(110:110:339))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1222:1369:1938)(1222:1369:1938))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291303)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1412:1412:2131)(1412:1412:2131))
          (PORT ADR4 (628:628:987)(628:628:987))
          (PORT ADR3 (196:196:434)(196:196:434))
          (PORT ADR1 (267:267:449)(267:267:449))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429130\/HDMI\/clrbar\/Mmux__n0429130_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291301)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (288:288:509)(288:288:509))
          (PORT ADR0 (394:394:622)(394:394:622))
          (PORT ADR3 (233:233:520)(233:233:520))
          (PORT ADR1 (419:419:678)(419:419:678))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429128_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (288:288:509)(288:288:509))
          (PORT ADR0 (394:394:622)(394:394:622))
          (PORT ADR3 (233:233:520)(233:233:520))
          (PORT ADR1 (419:419:678)(419:419:678))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291302)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1230:1230:1948)(1230:1230:1948))
          (PORT ADR0 (1109:1109:1714)(1109:1109:1714))
          (PORT ADR1 (1137:1137:1757)(1137:1137:1757))
          (PORT ADR3 (677:677:1085)(677:677:1085))
          (PORT ADR4 (1140:1140:1795)(1140:1140:1795))
          (PORT ADR2 (277:277:458)(277:277:458))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdp_rst)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (1756:1945:2851)(1756:1945:2851))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:468)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:468)(196:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/enc0\/pixel2x\/sync_gen)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (401:590:729)(401:590:729))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:198)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:198)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:226)(292:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:226)(292:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/sync_INV_40_o1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (42:42:144)(42:42:144))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/ra\<2\>\/HDMI\/enc0\/pixel2x\/ra\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_ra2)
      (DELAY
        (ABSOLUTE
          (PORT CE (604:734:1040)(604:734:1040))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (631:820:1111)(631:820:1111))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:156)(-18:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:156)(-18:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:226)(292:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:226)(292:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_ra_d21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:403)(185:185:403))
          (PORT ADR3 (259:259:428)(259:259:428))
          (PORT ADR0 (386:386:657)(386:386:657))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_ra_d31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (288:288:467)(288:288:467))
          (PORT ADR4 (185:185:403)(185:185:403))
          (PORT ADR3 (259:259:428)(259:259:428))
          (PORT ADR0 (386:386:657)(386:386:657))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_ra3)
      (DELAY
        (ABSOLUTE
          (PORT CE (634:781:1087)(634:781:1087))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (620:730:1021)(620:730:1021))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:156)(-18:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:156)(-18:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:226)(292:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:226)(292:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_ra1)
      (DELAY
        (ABSOLUTE
          (PORT CE (707:855:1225)(707:855:1225))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (734:893:1248)(734:893:1248))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:198)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:198)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:242)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:242)(299:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_ra_d111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:198)(84:84:198))
          (PORT ADR2 (486:486:855)(486:486:855))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fdc_ra0)
      (DELAY
        (ABSOLUTE
          (PORT CE (706:839:1209)(706:839:1209))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (727:873:1228)(727:873:1228))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:198)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:198)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:242)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:242)(299:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mram_ra_d11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (99:99:224)(99:99:224))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tmds_data2\<0\>\/HDMI\/tmds_data2\<0\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (790:790:1272)(790:790:1272))
          (PORT ADR4 (1594:1594:2689)(1594:1594:2689))
          (PORT ADR0 (612:612:1011)(612:612:1011))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1764:1764:3019)(1764:1764:3019))
          (PORT ADR2 (481:481:830)(481:481:830))
          (PORT ADR1 (790:790:1272)(790:790:1272))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (761:761:1217)(761:761:1217))
          (PORT ADR3 (391:391:731)(391:391:731))
          (PORT ADR4 (75:75:203)(75:75:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1311_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (598:598:1012)(598:598:1012))
          (PORT ADR0 (1373:1373:2093)(1373:1373:2093))
          (PORT ADR5 (1247:1247:1948)(1247:1247:1948))
          (PORT ADR2 (1238:1238:2018)(1238:1238:2018))
          (PORT ADR4 (734:734:1235)(734:734:1235))
          (PORT ADR3 (807:807:1292)(807:807:1292))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n0009\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1021:1021:1566)(1021:1021:1566))
          (PORT ADR4 (787:787:1248)(787:787:1248))
          (PORT ADR1 (801:801:1262)(801:801:1262))
          (PORT ADR2 (686:686:1089)(686:686:1089))
          (PORT ADR3 (645:645:1073)(645:645:1073))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DONE_SOFTANDHARD_CAL)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DONE_SOFTANDHARD_CAL_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1706:1706:2748)(1706:1706:2748))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd34\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd34_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd34)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (581:742:1095)(581:742:1095))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd34\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (254:254:462)(254:254:462))
          (PORT ADR4 (335:335:629)(335:335:629))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_248_OUT\<2\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (363:363:616)(363:363:616))
          (PORT ADR0 (400:400:674)(400:400:674))
          (PORT ADR3 (254:254:462)(254:254:462))
          (PORT ADR4 (335:335:629)(335:335:629))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>61)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (395:395:736)(395:395:736))
          (PORT ADR5 (133:133:299)(133:133:299))
          (PORT ADR2 (604:604:998)(604:604:998))
          (PORT ADR0 (533:533:870)(533:533:870))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0817_inv_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1124:1124:1756)(1124:1124:1756))
          (PORT ADR5 (1517:1517:2385)(1517:1517:2385))
          (PORT ADR3 (821:821:1446)(821:821:1446))
          (PORT ADR2 (673:673:1110)(673:673:1110))
          (PORT ADR1 (531:531:898)(531:531:898))
          (PORT ADR4 (376:376:725)(376:376:725))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0817_inv_01111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (566:566:922)(566:566:922))
          (PORT ADR1 (753:753:1239)(753:753:1239))
          (PORT ADR4 (568:568:997)(568:568:997))
          (PORT ADR3 (119:119:282)(119:119:282))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd33)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (494:624:893)(494:624:893))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd33\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:201)(72:72:201))
          (PORT ADR5 (261:261:491)(261:261:491))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (446:607:876)(446:607:876))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable23)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (41:41:147)(41:41:147))
          (PORT ADR4 (655:655:1154)(655:655:1154))
          (PORT ADR0 (1144:1144:1918)(1144:1144:1918))
          (PORT ADR3 (274:274:520)(274:274:520))
          (PORT ADR1 (395:395:648)(395:395:648))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd55\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd55_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd55)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1330:1491:2175)(1330:1491:2175))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd55\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (932:932:1495)(932:932:1495))
          (PORT ADR3 (578:578:903)(578:578:903))
          (PORT ADR2 (421:421:654)(421:421:654))
          (PORT ADR0 (429:429:715)(429:429:715))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd53\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1259:1259:2026)(1259:1259:2026))
          (PORT ADR4 (932:932:1495)(932:932:1495))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (787:787:1218)(787:787:1218))
          (PORT ADR1 (1023:1023:1536)(1023:1023:1536))
          (PORT ADR2 (1096:1096:1676)(1096:1096:1676))
          (PORT ADR3 (684:684:1001)(684:684:1001))
          (PORT ADR5 (1058:1058:1684)(1058:1058:1684))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (739:739:1154)(739:739:1154))
          (PORT ADR0 (274:274:491)(274:274:491))
          (PORT ADR4 (649:649:1164)(649:649:1164))
          (PORT ADR5 (311:311:616)(311:311:616))
          (PORT ADR1 (836:836:1454)(836:836:1454))
          (PORT ADR3 (386:386:684)(386:386:684))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE port1_controller\/calib_done_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE port1_controller\/Mshreg_calib_done_1)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (396:853:853)(396:853:853))
          (IOPATH CLK Q (539:1060:1060)(539:1060:1060))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (41:38:38)(-30))
        (SETUPHOLD(negedge D) (posedge CLK) (41:38:38)(-30))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1181:1330:1873)(1181:1330:1873))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1183:1311:1854)(1183:1311:1854))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv3_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (795:795:1304)(795:795:1304))
          (PORT ADR5 (395:395:701)(395:395:701))
          (PORT ADR3 (392:392:702)(392:392:702))
          (PORT ADR2 (425:425:776)(425:425:776))
          (PORT ADR1 (355:355:659)(355:355:659))
          (PORT ADR4 (459:459:673)(459:459:673))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1193:1366:1909)(1193:1366:1909))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_CMD_VALID\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_CMD_VALID_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (757:757:1148)(757:757:1148))
          (PORT ADR2 (401:401:680)(401:401:680))
          (PORT ADR1 (522:522:867)(522:522:867))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<1\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (869:869:1494)(869:869:1494))
          (PORT ADR0 (757:757:1148)(757:757:1148))
          (PORT ADR2 (401:401:680)(401:401:680))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_CMD_VALID)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1524:1654:2426)(1524:1654:2426))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (304:304:579)(304:304:579))
          (PORT ADR4 (675:675:1032)(675:675:1032))
          (PORT ADR2 (659:659:1165)(659:659:1165))
          (PORT ADR0 (1237:1237:1867)(1237:1237:1867))
          (PORT ADR1 (618:618:1012)(618:618:1012))
          (PORT ADR3 (110:110:274)(110:110:274))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (642:642:1068)(642:642:1068))
          (PORT ADR4 (586:586:1114)(586:586:1114))
          (PORT ADR3 (387:387:723)(387:387:723))
          (PORT ADR5 (504:504:905)(504:504:905))
          (PORT ADR2 (708:708:1197)(708:708:1197))
          (PORT ADR1 (373:373:624)(373:373:624))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable2111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (621:621:1036)(621:621:1036))
          (PORT ADR2 (294:294:513)(294:294:513))
          (PORT ADR3 (360:360:689)(360:360:689))
          (PORT ADR5 (395:395:727)(395:395:727))
          (PORT ADR4 (513:513:917)(513:513:917))
          (PORT ADR0 (565:565:888)(565:565:888))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1583:1740:2576)(1583:1740:2576))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (760:760:1270)(760:760:1270))
          (PORT ADR3 (274:274:533)(274:274:533))
          (PORT ADR0 (737:737:1226)(737:737:1226))
          (PORT ADR1 (417:417:719)(417:417:719))
          (PORT ADR2 (559:559:789)(559:559:789))
          (PORT ADR5 (18:18:126)(18:18:126))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1621:1751:2587)(1621:1751:2587))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (488:488:874)(488:488:874))
          (PORT ADR5 (287:287:562)(287:287:562))
          (PORT ADR0 (946:946:1461)(946:946:1461))
          (PORT ADR4 (403:403:736)(403:403:736))
          (PORT ADR3 (276:276:510)(276:276:510))
          (PORT ADR2 (440:440:811)(440:440:811))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1573:1734:2570)(1573:1734:2570))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (787:787:1146)(787:787:1146))
          (PORT ADR5 (763:763:1227)(763:763:1227))
          (PORT ADR3 (204:204:444)(204:204:444))
          (PORT ADR4 (592:592:925)(592:592:925))
          (PORT ADR0 (365:365:645)(365:365:645))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N134\/N134_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N134\/N134_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1236:1236:1982)(1236:1236:1982))
          (PORT ADR3 (620:620:1101)(620:620:1101))
          (PORT ADR1 (1790:1790:2768)(1790:1790:2768))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1000_inv_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (542:542:898)(542:542:898))
          (PORT ADR4 (502:502:872)(502:502:872))
          (PORT ADR0 (1236:1236:1982)(1236:1236:1982))
          (PORT ADR3 (620:620:1101)(620:620:1101))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv213)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (460:460:820)(460:460:820))
          (PORT ADR2 (548:548:978)(548:548:978))
          (PORT ADR1 (218:218:452)(218:218:452))
          (PORT ADR3 (167:167:377)(167:167:377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (255:255:518)(255:255:518))
          (PORT ADR0 (460:460:820)(460:460:820))
          (PORT ADR2 (548:548:978)(548:548:978))
          (PORT ADR1 (218:218:452)(218:218:452))
          (PORT ADR3 (167:167:377)(167:167:377))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1560:1677:2540)(1560:1677:2540))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (405:405:728)(405:405:728))
          (PORT ADR1 (1074:1074:1762)(1074:1074:1762))
          (PORT ADR5 (275:275:517)(275:275:517))
          (PORT ADR3 (651:651:1157)(651:651:1157))
          (PORT ADR4 (511:511:933)(511:511:933))
          (PORT ADR0 (1091:1091:1637)(1091:1091:1637))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1384_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (592:592:1047)(592:592:1047))
          (PORT ADR1 (526:526:885)(526:526:885))
          (PORT ADR4 (463:463:848)(463:463:848))
          (PORT ADR5 (298:298:570)(298:298:570))
          (PORT ADR0 (375:375:665)(375:375:665))
          (PORT ADR3 (1046:1046:1717)(1046:1046:1717))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIDRPUPDATE_rstpot_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (538:538:969)(538:538:969))
          (PORT ADR4 (440:440:734)(440:440:734))
          (PORT ADR0 (1127:1127:1767)(1127:1127:1767))
          (PORT ADR2 (394:394:711)(394:394:711))
          (PORT ADR3 (614:614:1051)(614:614:1051))
          (PORT ADR1 (900:900:1439)(900:900:1439))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIDRPUPDATE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (2461:2618:3878)(2461:2618:3878))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIDRPUPDATE_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (888:888:1499)(888:888:1499))
          (PORT ADR3 (591:591:1022)(591:591:1022))
          (PORT ADR1 (368:368:629)(368:368:629))
          (PORT ADR4 (68:68:196)(68:68:196))
          (PORT ADR2 (429:429:726)(429:429:726))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1055_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (570:570:949)(570:570:949))
          (PORT ADR4 (2165:2165:3391)(2165:2165:3391))
          (PORT ADR0 (2008:2008:3139)(2008:2008:3139))
          (PORT ADR3 (725:725:1157)(725:725:1157))
          (PORT ADR1 (1323:1323:2122)(1323:1323:2122))
          (PORT ADR5 (1450:1450:2301)(1450:1450:2301))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIDONECAL)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1720:1877:2815)(1720:1877:2815))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIDONECAL_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (845:845:1351)(845:845:1351))
          (PORT ADR2 (1033:1033:1611)(1033:1033:1611))
          (PORT ADR3 (744:744:1212)(744:744:1212))
          (PORT ADR4 (68:68:196)(68:68:196))
          (PORT ADR0 (889:889:1446)(889:889:1446))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_R_WB)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1727:1893:2836)(1727:1893:2836))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2097\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1075:1075:1665)(1075:1075:1665))
          (PORT ADR3 (484:484:905)(484:484:905))
          (PORT ADR5 (243:243:517)(243:243:517))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/de_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/enc0\/encb\/Mshreg_de_reg)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (313:682:682)(313:682:682))
          (IOPATH CLK Q (544:1159:1159)(544:1159:1159))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (37:28:161)(-24))
        (SETUPHOLD(negedge D) (posedge CLK) (37:28:161)(-24))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291214)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1086:1086:1664)(1086:1086:1664))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291214_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (654:654:1063)(654:654:1063))
          (PORT ADR2 (787:787:1216)(787:787:1216))
          (PORT ADR1 (1350:1350:2060)(1350:1350:2060))
          (PORT ADR4 (459:459:690)(459:459:690))
          (PORT ADR3 (1143:1143:1841)(1143:1143:1841))
          (PORT ADR5 (924:924:1443)(924:924:1443))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1270:1427:1983)(1270:1427:1983))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291214_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (495:495:787)(495:495:787))
          (PORT ADR5 (410:410:603)(410:410:603))
          (PORT ADR1 (1324:1324:2017)(1324:1324:2017))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291213)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (995:995:1561)(995:995:1561))
          (PORT ADR5 (126:126:292)(126:126:292))
          (PORT ADR3 (173:173:383)(173:173:383))
          (PORT ADR1 (534:534:969)(534:534:969))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Madd_o_g\[7\]_GND_21_o_add_150_OUT_cy\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (389:389:616)(389:389:616))
          (PORT ADR3 (239:239:488)(239:239:488))
          (PORT ADR4 (204:204:437)(204:204:437))
          (PORT ADR2 (326:326:559)(326:326:559))
          (PORT ADR5 (155:155:336)(155:155:336))
          (PORT ADR0 (422:422:674)(422:422:674))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<21\>\/HDMI\/enc0\/pixel2x\/dataint\<21\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<21\>\/HDMI\/enc0\/pixel2x\/dataint\<21\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:177)(-15:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:177)(-15:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:145)(13:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:145)(13:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<5\>\/HDMI\/enc0\/pixel2x\/dataint\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<5\>\/HDMI\/enc0\/pixel2x\/dataint\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:63)(90:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:63)(90:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:177)(-15:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:177)(-15:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:40)(120:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:40)(120:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:145)(13:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:145)(13:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db19)
      (DELAY
        (ABSOLUTE
          (PORT CE (526:675:917)(526:675:917))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db18)
      (DELAY
        (ABSOLUTE
          (PORT CE (530:679:921)(530:679:921))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db17)
      (DELAY
        (ABSOLUTE
          (PORT CE (532:660:902)(532:660:902))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db16)
      (DELAY
        (ABSOLUTE
          (PORT CE (542:715:957)(542:715:957))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:172)(234:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(186:-92:-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<13\>\/HDMI\/enc0\/pixel2x\/dataint\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<13\>\/HDMI\/enc0\/pixel2x\/dataint\<13\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:153)(11:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:153)(11:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:63)(90:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:63)(90:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:177)(-15:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:177)(-15:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:161)(9:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:161)(9:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:40)(120:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:40)(120:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:145)(13:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:145)(13:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-104)(299:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:76)(176:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:156)(132:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:169)(61:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tmds_data2\<4\>\/HDMI\/tmds_data2\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tmds_data2\<4\>\/HDMI\/tmds_data2\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1196:1196:1952)(1196:1196:1952))
          (PORT ADR4 (540:540:986)(540:540:986))
          (PORT ADR0 (274:274:483)(274:274:483))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (559:559:1040)(559:559:1040))
          (PORT ADR2 (527:527:927)(527:527:927))
          (PORT ADR1 (1196:1196:1952)(1196:1196:1952))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-83:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1001:1001:1653)(1001:1001:1653))
          (PORT ADR4 (154:154:346)(154:154:346))
          (PORT ADR1 (337:337:580)(337:337:580))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (477:477:838)(477:477:838))
          (PORT ADR0 (248:248:457)(248:248:457))
          (PORT ADR3 (1001:1001:1653)(1001:1001:1653))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n0009\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1041:1041:1610)(1041:1041:1610))
          (PORT ADR5 (881:881:1407)(881:881:1407))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_2_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1239:1428:2048)(1239:1428:2048))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd53\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd53_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd53)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1128:1287:1810)(1128:1287:1810))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd53\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (571:571:888)(571:571:888))
          (PORT ADR5 (154:154:356)(154:154:356))
          (PORT ADR4 (1312:1312:2191)(1312:1312:2191))
          (PORT ADR2 (1945:1945:3073)(1945:1945:3073))
          (PORT ADR1 (932:932:1485)(932:932:1485))
          (PORT ADR3 (889:889:1573)(889:889:1573))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd52)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1121:1267:1790)(1121:1267:1790))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd52\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (271:271:537)(271:271:537))
          (PORT ADR1 (808:808:1329)(808:808:1329))
          (PORT ADR3 (1302:1302:2223)(1302:1302:2223))
          (PORT ADR0 (2058:2058:3203)(2058:2058:3203))
          (PORT ADR2 (1042:1042:1686)(1042:1042:1686))
          (PORT ADR4 (953:953:1580)(953:953:1580))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd51)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1118:1265:1788)(1118:1265:1788))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd51\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1360:1360:2069)(1360:1360:2069))
          (PORT ADR4 (239:239:393)(239:239:393))
          (PORT ADR0 (276:276:461)(276:276:461))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_In_Term_Done_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (624:624:971)(624:624:971))
          (PORT ADR1 (277:277:457)(277:277:457))
          (PORT ADR2 (1360:1360:2069)(1360:1360:2069))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_In_Term_Done)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1111:1196:1719)(1111:1196:1719))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd39\-In1\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd39\-In1_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd39\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (970:970:1739)(970:970:1739))
          (PORT ADR4 (195:195:377)(195:195:377))
          (PORT ADR0 (364:364:605)(364:364:605))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd38\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (279:279:456)(279:279:456))
          (PORT ADR0 (364:364:605)(364:364:605))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd38)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (610:710:998)(610:710:998))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/_n1032\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (276:276:477)(276:276:477))
          (PORT ADR5 (265:265:507)(265:265:507))
          (PORT ADR0 (671:671:1108)(671:671:1108))
          (PORT ADR3 (473:473:857)(473:473:857))
          (PORT ADR4 (207:207:387)(207:207:387))
          (PORT ADR1 (920:920:1335)(920:920:1335))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd39)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (521:710:952)(521:710:952))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd37)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (527:686:928)(527:686:928))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd37\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (73:73:187)(73:73:187))
          (PORT ADR2 (271:271:486)(271:271:486))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd35)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (520:666:908)(520:666:908))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd35\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (92:92:217)(92:92:217))
          (PORT ADR5 (615:615:1070)(615:615:1070))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd30\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd30_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1052:1241:1583)(1052:1241:1583))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd30\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:402)(210:210:402))
          (PORT ADR2 (300:300:521)(300:300:521))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd31\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (355:355:650)(355:355:650))
          (PORT ADR2 (300:300:521)(300:300:521))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (556:556:786)(556:556:786))
          (PORT ADR1 (381:381:624)(381:381:624))
          (PORT ADR4 (318:318:598)(318:318:598))
          (PORT ADR5 (628:628:1120)(628:628:1120))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<1\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (392:392:632)(392:392:632))
          (PORT ADR0 (518:518:843)(518:518:843))
          (PORT ADR3 (269:269:513)(269:269:513))
          (PORT ADR4 (83:83:205)(83:83:205))
          (PORT ADR2 (406:406:645)(406:406:645))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1502:1691:2451)(1502:1691:2451))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:413)(244:244:413))
          (PORT ADR5 (276:276:563)(276:276:563))
          (PORT ADR4 (68:68:228)(68:68:228))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (298:298:527)(298:298:527))
          (PORT ADR2 (296:296:559)(296:296:559))
          (PORT ADR4 (837:837:1311)(837:837:1311))
          (PORT ADR3 (299:299:650)(299:299:650))
          (PORT ADR1 (767:767:1188)(767:767:1188))
          (PORT ADR5 (1217:1217:1916)(1217:1217:1916))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1501:1647:2407)(1501:1647:2407))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (285:285:463)(285:285:463))
          (PORT ADR4 (319:319:621)(319:319:621))
          (PORT ADR3 (117:117:346)(117:117:346))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1498:1645:2405)(1498:1645:2405))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (30:30:132)(30:30:132))
          (PORT ADR3 (512:512:956)(512:512:956))
          (PORT ADR1 (274:274:456)(274:274:456))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd50\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd50_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd50)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (779:968:1296)(779:968:1296))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd50\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (277:277:446)(277:277:446))
          (PORT ADR4 (337:337:657)(337:337:657))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<1\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (808:808:1202)(808:808:1202))
          (PORT ADR2 (713:713:1045)(713:713:1045))
          (PORT ADR1 (509:509:824)(509:509:824))
          (PORT ADR3 (277:277:446)(277:277:446))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_250_OUT\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (831:831:1272)(831:831:1272))
          (PORT ADR5 (250:250:492)(250:250:492))
          (PORT ADR1 (932:932:1333)(932:932:1333))
          (PORT ADR0 (690:690:1033)(690:690:1033))
          (PORT ADR3 (658:658:1013)(658:658:1013))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd48\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd48_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIADDR\[4\]_wide_mux_266_OUT\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1782:1782:2856)(1782:1782:2856))
          (PORT ADR2 (442:442:760)(442:442:760))
          (PORT ADR3 (651:651:952)(651:651:952))
          (PORT ADR4 (460:460:845)(460:460:845))
          (PORT ADR5 (582:582:906)(582:582:906))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_250_OUT\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (362:362:655)(362:362:655))
          (PORT ADR3 (511:511:1026)(511:511:1026))
          (PORT ADR1 (1115:1115:1686)(1115:1115:1686))
          (PORT ADR4 (429:429:751)(429:429:751))
          (PORT ADR0 (350:350:609)(350:350:609))
          (PORT ADR5 (16:16:124)(16:16:124))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd48)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1019:1166:1595)(1019:1166:1595))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd48\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (220:220:374)(220:220:374))
          (PORT ADR1 (553:553:843)(553:553:843))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1384_inv_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (387:387:701)(387:387:701))
          (PORT ADR3 (1616:1616:2561)(1616:1616:2561))
          (PORT ADR2 (2129:2129:3301)(2129:2129:3301))
          (PORT ADR4 (220:220:374)(220:220:374))
          (PORT ADR1 (553:553:843)(553:553:843))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv212)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (402:402:720)(402:402:720))
          (PORT ADR3 (534:534:950)(534:534:950))
          (PORT ADR0 (766:766:1269)(766:766:1269))
          (PORT ADR2 (389:389:669)(389:389:669))
          (PORT ADR4 (210:210:405)(210:210:405))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_g\<5\>\/HDMI\/clrbar\/o_g\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429120121)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (164:164:345)(164:164:345))
          (PORT ADR3 (243:243:453)(243:243:453))
          (PORT ADR1 (409:409:626)(409:409:626))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429126_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1028:1028:1670)(1028:1028:1670))
          (PORT ADR5 (14:14:122)(14:14:122))
          (PORT ADR2 (163:163:310)(163:163:310))
          (PORT ADR1 (517:517:807)(517:517:807))
          (PORT ADR4 (186:186:379)(186:186:379))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042912622)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (307:307:611)(307:307:611))
          (PORT ADR0 (971:971:1464)(971:971:1464))
          (PORT ADR1 (1267:1267:2002)(1267:1267:2002))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291322)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (542:542:929)(542:542:929))
          (PORT ADR2 (245:245:460)(245:245:460))
          (PORT ADR4 (307:307:611)(307:307:611))
          (PORT ADR0 (971:971:1464)(971:971:1464))
          (PORT ADR1 (1267:1267:2002)(1267:1267:2002))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1288:1379:1935)(1288:1379:1935))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1296:1443:1999)(1296:1443:1999))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429126)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1219:1219:1856)(1219:1219:1856))
          (PORT ADR5 (476:476:757)(476:476:757))
          (PORT ADR2 (1238:1238:1889)(1238:1238:1889))
          (PORT ADR3 (543:543:875)(543:543:875))
          (PORT ADR1 (255:255:437)(255:255:437))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<2\>\/HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1023:1023:1570)(1023:1023:1570))
          (PORT ADR0 (1118:1118:1689)(1118:1118:1689))
          (PORT ADR3 (1214:1214:1903)(1214:1214:1903))
          (PORT ADR1 (1196:1196:1814)(1196:1196:1814))
          (PORT ADR4 (586:586:995)(586:586:995))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n042911821)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1023:1023:1570)(1023:1023:1570))
          (PORT ADR3 (1214:1214:1903)(1214:1214:1903))
          (PORT ADR1 (1196:1196:1814)(1196:1196:1814))
          (PORT ADR4 (586:586:995)(586:586:995))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291321)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1087:1087:1679)(1087:1087:1679))
          (PORT ADR0 (368:368:613)(368:368:613))
          (PORT ADR3 (397:397:716)(397:397:716))
          (PORT ADR1 (490:490:806)(490:490:806))
          (PORT ADR4 (1139:1139:1775)(1139:1139:1775))
          (PORT ADR5 (18:18:126)(18:18:126))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db15)
      (DELAY
        (ABSOLUTE
          (PORT CE (487:617:862)(487:617:862))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db14)
      (DELAY
        (ABSOLUTE
          (PORT CE (493:641:886)(493:641:886))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db5)
      (DELAY
        (ABSOLUTE
          (PORT CE (492:625:870)(492:625:870))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db4)
      (DELAY
        (ABSOLUTE
          (PORT CE (486:596:841)(486:596:841))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db3)
      (DELAY
        (ABSOLUTE
          (PORT CE (619:749:1055)(619:749:1055))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db2)
      (DELAY
        (ABSOLUTE
          (PORT CE (625:773:1079)(625:773:1079))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db1)
      (DELAY
        (ABSOLUTE
          (PORT CE (624:757:1063)(624:757:1063))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db0)
      (DELAY
        (ABSOLUTE
          (PORT CE (618:728:1034)(618:728:1034))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:161)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux16)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (508:508:892)(508:508:892))
          (PORT ADR5 (113:113:279)(113:113:279))
          (PORT ADR2 (365:365:642)(365:365:642))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tmds_data0\<2\>\/HDMI\/tmds_data0\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (580:580:997)(580:580:997))
          (PORT ADR0 (545:545:901)(545:545:901))
          (PORT ADR2 (382:382:693)(382:382:693))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux91)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (470:470:789)(470:470:789))
          (PORT ADR3 (411:411:838)(411:411:838))
          (PORT ADR4 (580:580:997)(580:580:997))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db26)
      (DELAY
        (ABSOLUTE
          (PORT CE (886:1034:1518)(886:1034:1518))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db27)
      (DELAY
        (ABSOLUTE
          (PORT CE (996:1126:1686)(996:1126:1686))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1001:1134:1694)(1001:1134:1694))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db12)
      (DELAY
        (ABSOLUTE
          (PORT CE (995:1105:1665)(995:1105:1665))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db29)
      (DELAY
        (ABSOLUTE
          (PORT CE (1113:1246:1870)(1113:1246:1870))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_db28)
      (DELAY
        (ABSOLUTE
          (PORT CE (1107:1217:1841)(1107:1217:1841))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:172)(-11:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(196:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd54\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd54_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd54\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd54_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd54)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (919:1061:1431)(919:1061:1431))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd54\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (92:92:221)(92:92:221))
          (PORT ADR3 (238:238:552)(238:238:552))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd52\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1108:1108:1643)(1108:1108:1643))
          (PORT ADR4 (92:92:221)(92:92:221))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_RDY_BUSY_N_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1216:1216:1934)(1216:1216:1934))
          (PORT ADR1 (1584:1584:2495)(1584:1584:2495))
          (PORT ADR0 (1876:1876:3109)(1876:1876:3109))
          (PORT ADR3 (1759:1759:2932)(1759:1759:2932))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_RDY_BUSY_N_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1216:1216:1934)(1216:1216:1934))
          (PORT ADR1 (1584:1584:2495)(1584:1584:2495))
          (PORT ADR0 (1876:1876:3109)(1876:1876:3109))
          (PORT ADR3 (1759:1759:2932)(1759:1759:2932))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (489:489:819)(489:489:819))
          (PORT ADR2 (447:447:739)(447:447:739))
          (PORT ADR1 (496:496:819)(496:496:819))
          (PORT ADR5 (666:666:1177)(666:666:1177))
          (PORT ADR0 (354:354:617)(354:354:617))
          (PORT ADR4 (63:63:212)(63:63:212))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<1\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (401:401:609)(401:401:609))
          (PORT ADR3 (341:341:719)(341:341:719))
          (PORT ADR2 (313:313:530)(313:313:530))
          (PORT ADR5 (694:694:1277)(694:694:1277))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0817_inv_021)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (986:986:1538)(986:986:1538))
          (PORT ADR1 (697:697:1065)(697:697:1065))
          (PORT ADR2 (583:583:892)(583:583:892))
          (PORT ADR5 (917:917:1455)(917:917:1455))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable22)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (254:254:499)(254:254:499))
          (PORT ADR2 (1008:1008:1723)(1008:1008:1723))
          (PORT ADR0 (907:907:1349)(907:907:1349))
          (PORT ADR3 (848:848:1458)(848:848:1458))
          (PORT ADR1 (361:361:567)(361:361:567))
          (PORT ADR4 (60:60:189)(60:60:189))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev\<3\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv3_SW2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (553:553:998)(553:553:998))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (483:638:866)(483:638:866))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1411:1552:2339)(1411:1552:2339))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv3_SW2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (718:718:1265)(718:718:1265))
          (PORT ADR3 (627:627:926)(627:627:926))
          (PORT ADR2 (562:562:951)(562:562:951))
          (PORT ADR0 (377:377:634)(377:377:634))
          (PORT ADR5 (487:487:759)(487:487:759))
          (PORT ADR1 (975:975:1409)(975:975:1409))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (482:637:865)(482:637:865))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1424:1566:2353)(1424:1566:2353))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_182\.C6LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1443:1443:2348)(1443:1443:2348))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (485:619:847)(485:619:847))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1456:1600:2387)(1456:1600:2387))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (559:559:988)(559:559:988))
          (PORT ADR3 (456:456:837)(456:456:837))
          (PORT ADR4 (357:357:661)(357:357:661))
          (PORT ADR5 (139:139:305)(139:139:305))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (485:658:886)(485:658:886))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1435:1589:2376)(1435:1589:2376))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (913:913:1413)(913:913:1413))
          (PORT ADR3 (645:645:965)(645:645:965))
          (PORT ADR5 (623:623:944)(623:623:944))
          (PORT ADR1 (245:245:413)(245:245:413))
          (PORT ADR2 (508:508:743)(508:508:743))
          (PORT ADR4 (53:53:182)(53:53:182))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd43\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd43_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd43)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1569:1711:2547)(1569:1711:2547))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd43\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (665:665:1141)(665:665:1141))
          (PORT ADR4 (356:356:660)(356:356:660))
          (PORT ADR3 (700:700:1318)(700:700:1318))
          (PORT ADR0 (369:369:636)(369:369:636))
          (PORT ADR2 (1144:1144:1948)(1144:1144:1948))
          (PORT ADR5 (269:269:548)(269:269:548))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd45)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1601:1745:2581)(1601:1745:2581))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd45\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (891:891:1355)(891:891:1355))
          (PORT ADR4 (99:99:221)(99:99:221))
          (PORT ADR0 (788:788:1321)(788:788:1321))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd42\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (216:216:445)(216:216:445))
          (PORT ADR1 (364:364:621)(364:364:621))
          (PORT ADR2 (891:891:1355)(891:891:1355))
          (PORT ADR4 (99:99:221)(99:99:221))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd42)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1580:1734:2570)(1580:1734:2570))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd42\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (154:154:331)(154:154:331))
          (PORT ADR0 (1467:1467:2352)(1467:1467:2352))
          (PORT ADR4 (196:196:357)(196:196:357))
          (PORT ADR5 (1427:1427:2420)(1427:1427:2420))
          (PORT ADR1 (1687:1687:2740)(1687:1687:2740))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (872:1027:1363)(872:1027:1363))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (871:1026:1362)(871:1026:1362))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (874:1008:1344)(874:1008:1344))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (874:1047:1383)(874:1047:1383))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux_ZIO_IODRP_CS11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (350:350:576)(350:350:576))
          (PORT ADR0 (717:717:1098)(717:717:1098))
          (PORT ADR2 (253:253:470)(253:253:470))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux_RZQ_IODRP_CS11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (350:350:576)(350:350:576))
          (PORT ADR0 (717:717:1098)(717:717:1098))
          (PORT ADR2 (253:253:470)(253:253:470))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Active_IODRP_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1579:1720:2582)(1579:1720:2582))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Active_IODRP_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (319:319:623)(319:319:623))
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR2 (373:373:659)(373:373:659))
          (PORT ADR0 (250:250:449)(250:250:449))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Active_IODRP_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1592:1734:2596)(1592:1734:2596))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Active_IODRP_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (346:346:613)(346:346:613))
          (PORT ADR4 (187:187:398)(187:187:398))
          (PORT ADR3 (111:111:352)(111:111:352))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1534_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1079:1079:1514)(1079:1079:1514))
          (PORT ADR4 (943:943:1497)(943:943:1497))
          (PORT ADR2 (153:153:325)(153:153:325))
          (PORT ADR5 (230:230:496)(230:230:496))
          (PORT ADR3 (626:626:1046)(626:626:1046))
          (PORT ADR0 (1441:1441:2238)(1441:1441:2238))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_g\<6\>\/HDMI\/clrbar\/o_g\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429124)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (966:966:1497)(966:966:1497))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429124_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (504:504:885)(504:504:885))
          (PORT ADR2 (1075:1075:1671)(1075:1075:1671))
          (PORT ADR4 (648:648:1065)(648:648:1065))
          (PORT ADR3 (876:876:1317)(876:876:1317))
          (PORT ADR0 (1198:1198:1811)(1198:1198:1811))
          (PORT ADR1 (381:381:620)(381:381:620))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_g_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1271:1413:1939)(1271:1413:1939))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429124_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1040:1040:1586)(1040:1040:1586))
          (PORT ADR1 (330:330:594)(330:330:594))
          (PORT ADR2 (633:633:897)(633:633:897))
          (PORT ADR4 (69:69:198)(69:69:198))
          (PORT ADR3 (1059:1059:1714)(1059:1059:1714))
          (PORT ADR5 (330:330:517)(330:330:517))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/_n0318161)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (790:790:1238)(790:790:1238))
          (PORT ADR1 (1173:1173:1842)(1173:1173:1842))
          (PORT ADR3 (845:845:1292)(845:845:1292))
          (PORT ADR0 (1072:1072:1621)(1072:1072:1621))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n042942)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1037:1037:1608)(1037:1037:1608))
          (PORT ADR1 (1173:1173:1842)(1173:1173:1842))
          (PORT ADR3 (845:845:1292)(845:845:1292))
          (PORT ADR0 (1072:1072:1621)(1072:1072:1621))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable22_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (334:334:608)(334:334:608))
          (PORT ADR0 (484:484:834)(484:484:834))
          (PORT ADR5 (252:252:509)(252:252:509))
          (PORT ADR2 (560:560:781)(560:560:781))
          (PORT ADR1 (431:431:691)(431:431:691))
          (PORT ADR4 (200:200:430)(200:200:430))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1541)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (526:526:781)(526:526:781))
          (PORT ADR4 (296:296:538)(296:296:538))
          (PORT ADR5 (286:286:561)(286:286:561))
          (PORT ADR0 (489:489:843)(489:489:843))
          (PORT ADR2 (517:517:919)(517:517:919))
          (PORT ADR3 (92:92:303)(92:92:303))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (417:417:666)(417:417:666))
          (PORT ADR4 (246:246:456)(246:246:456))
          (PORT ADR2 (436:436:754)(436:436:754))
          (PORT ADR1 (547:547:892)(547:547:892))
          (PORT ADR5 (255:255:526)(255:255:526))
          (PORT ADR3 (569:569:938)(569:569:938))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0817_inv_03_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (264:264:455)(264:264:455))
          (PORT ADR1 (928:928:1488)(928:928:1488))
          (PORT ADR4 (1522:1522:2323)(1522:1522:2323))
          (PORT ADR2 (424:424:734)(424:424:734))
          (PORT ADR5 (397:397:757)(397:397:757))
          (PORT ADR3 (809:809:1442)(809:809:1442))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n015361)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (511:511:989)(511:511:989))
          (PORT ADR3 (105:105:236)(105:105:236))
          (PORT ADR1 (252:252:427)(252:252:427))
          (PORT ADR5 (1094:1094:1805)(1094:1094:1805))
          (PORT ADR2 (2056:2056:3149)(2056:2056:3149))
          (PORT ADR0 (2093:2093:3269)(2093:2093:3269))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (490:623:851)(490:623:851))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1488:1634:2421)(1488:1634:2421))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (590:590:1096)(590:590:1096))
          (PORT ADR4 (215:215:416)(215:215:416))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (484:594:822)(484:594:822))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1485:1632:2419)(1485:1632:2419))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (431:431:749)(431:431:749))
          (PORT ADR2 (487:487:703)(487:487:703))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n015362)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (187:187:456)(187:187:456))
          (PORT ADR2 (820:820:1122)(820:820:1122))
          (PORT ADR5 (113:113:279)(113:113:279))
          (PORT ADR0 (598:598:1010)(598:598:1010))
          (PORT ADR1 (1405:1405:2274)(1405:1405:2274))
          (PORT ADR4 (1640:1640:2395)(1640:1640:2395))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n015363)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (163:163:358)(163:163:358))
          (PORT ADR3 (104:104:333)(104:104:333))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1235_inv3_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (446:446:754)(446:446:754))
          (PORT ADR4 (579:579:906)(579:579:906))
          (PORT ADR0 (501:501:866)(501:501:866))
          (PORT ADR3 (254:254:461)(254:254:461))
          (PORT ADR1 (929:929:1402)(929:929:1402))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2741:2888:4264)(2741:2888:4264))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tmds_data0\<4\>\/HDMI\/tmds_data0\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (493:493:824)(493:493:824))
          (PORT ADR2 (278:278:501)(278:278:501))
          (PORT ADR0 (484:484:834)(484:484:834))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/pixel2x\/Mmux_mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (225:225:506)(225:225:506))
          (PORT ADR4 (1459:1459:2413)(1459:1459:2413))
          (PORT ADR1 (493:493:824)(493:493:824))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/pixel2x\/fd_out5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:212)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:212)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1681_inv4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (481:481:826)(481:481:826))
          (PORT ADR0 (488:488:863)(488:488:863))
          (PORT ADR3 (465:465:846)(465:465:846))
          (PORT ADR4 (801:801:1403)(801:801:1403))
          (PORT ADR5 (1205:1205:1979)(1205:1205:1979))
          (PORT ADR2 (754:754:1285)(754:754:1285))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UILDQSDEC)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UILDQSDEC_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1010:1010:1603)(1010:1010:1603))
          (PORT ADR4 (430:430:815)(430:430:815))
          (PORT ADR0 (744:744:1217)(744:744:1217))
          (PORT ADR1 (582:582:982)(582:582:982))
          (PORT ADR3 (113:113:277)(113:113:277))
          (PORT ADR5 (158:158:342)(158:158:342))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1200:1349:1976)(1200:1349:1976))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<1\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (300:300:504)(300:300:504))
          (PORT ADR4 (1472:1472:2144)(1472:1472:2144))
          (PORT ADR5 (470:470:730)(470:470:730))
          (PORT ADR1 (780:780:1172)(780:780:1172))
          (PORT ADR0 (1340:1340:2177)(1340:1340:2177))
          (PORT ADR3 (1122:1122:1774)(1122:1122:1774))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1204:1353:1980)(1204:1353:1980))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1206:1334:1961)(1206:1334:1961))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1216:1389:2016)(1216:1389:2016))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1479:1479:2370)(1479:1479:2370))
          (PORT ADR0 (1518:1518:2395)(1518:1518:2395))
          (PORT ADR5 (896:896:1574)(896:896:1574))
          (PORT ADR3 (827:827:1484)(827:827:1484))
          (PORT ADR4 (75:75:203)(75:75:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable24)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (537:537:767)(537:537:767))
          (PORT ADR3 (626:626:949)(626:626:949))
          (PORT ADR1 (239:239:424)(239:239:424))
          (PORT ADR0 (593:593:1020)(593:593:1020))
          (PORT ADR5 (553:553:923)(553:553:923))
          (PORT ADR4 (531:531:900)(531:531:900))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0794_inv_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (820:820:1228)(820:820:1228))
          (PORT ADR0 (947:947:1430)(947:947:1430))
          (PORT ADR1 (845:845:1342)(845:845:1342))
          (PORT ADR2 (287:287:583)(287:287:583))
          (PORT ADR4 (312:312:610)(312:312:610))
          (PORT ADR5 (18:18:126)(18:18:126))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0817_inv_011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (590:590:1039)(590:590:1039))
          (PORT ADR1 (1448:1448:2275)(1448:1448:2275))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR0 (801:801:1283)(801:801:1283))
          (PORT ADR2 (549:549:797)(549:549:797))
          (PORT ADR3 (662:662:1049)(662:662:1049))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1506:1506:2314)(1506:1506:2314))
          (PORT ADR2 (830:830:1256)(830:830:1256))
          (PORT ADR4 (482:482:689)(482:482:689))
          (PORT ADR3 (507:507:755)(507:507:755))
          (PORT ADR5 (1542:1542:2240)(1542:1542:2240))
          (PORT ADR0 (524:524:873)(524:524:873))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1716:1873:2648)(1716:1873:2648))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux2111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (632:632:1078)(632:632:1078))
          (PORT ADR4 (192:192:396)(192:192:396))
          (PORT ADR1 (606:606:1010)(606:606:1010))
          (PORT ADR0 (894:894:1274)(894:894:1274))
          (PORT ADR2 (567:567:934)(567:567:934))
          (PORT ADR3 (238:238:432)(238:238:432))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1754:1884:2659)(1754:1884:2659))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux1113)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (864:864:1425)(864:864:1425))
          (PORT ADR3 (558:558:879)(558:558:879))
          (PORT ADR4 (192:192:397)(192:192:397))
          (PORT ADR1 (331:331:627)(331:331:627))
          (PORT ADR2 (405:405:709)(405:405:709))
          (PORT ADR5 (123:123:289)(123:123:289))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1706:1867:2642)(1706:1867:2642))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux811)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (764:764:1265)(764:764:1265))
          (PORT ADR0 (711:711:1084)(711:711:1084))
          (PORT ADR3 (325:325:623)(325:325:623))
          (PORT ADR5 (123:123:293)(123:123:293))
          (PORT ADR4 (175:175:399)(175:175:399))
          (PORT ADR1 (251:251:440)(251:251:440))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd56\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd56_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd56\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd56_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd56)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (478:644:851)(478:644:851))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd56\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (227:227:387)(227:227:387))
          (PORT ADR3 (433:433:818)(433:433:818))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd57\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1390:1390:2099)(1390:1390:2099))
          (PORT ADR3 (433:433:818)(433:433:818))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_count_val1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (164:164:372)(164:164:372))
          (PORT ADR0 (1654:1654:2504)(1654:1654:2504))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0794_inv_0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1583:1583:2600)(1583:1583:2600))
          (PORT ADR2 (1417:1417:2319)(1417:1417:2319))
          (PORT ADR3 (182:182:392)(182:182:392))
          (PORT ADR0 (1654:1654:2504)(1654:1654:2504))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_MCB_UIDRPUPDATE_Mux_269_o21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (795:795:1302)(795:795:1302))
          (PORT ADR2 (551:551:793)(551:551:793))
          (PORT ADR1 (1253:1253:1986)(1253:1253:1986))
          (PORT ADR0 (1111:1111:1746)(1111:1111:1746))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux711_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (525:525:871)(525:525:871))
          (PORT ADR5 (492:492:767)(492:492:767))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1822:1952:2818)(1822:1952:2818))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux711)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (158:158:357)(158:158:357))
          (PORT ADR0 (747:747:1142)(747:747:1142))
          (PORT ADR1 (754:754:1201)(754:754:1201))
          (PORT ADR2 (3125:3125:5027)(3125:3125:5027))
          (PORT ADR5 (2533:2533:4068)(2533:2533:4068))
          (PORT ADR3 (105:105:269)(105:105:269))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1774:1935:2801)(1774:1935:2801))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux6111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (652:652:1078)(652:652:1078))
          (PORT ADR3 (481:481:736)(481:481:736))
          (PORT ADR4 (320:320:623)(320:320:623))
          (PORT ADR2 (366:366:666)(366:366:666))
          (PORT ADR5 (305:305:559)(305:305:559))
          (PORT ADR1 (249:249:438)(249:249:438))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_Mux_243_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (403:403:693)(403:403:693))
          (PORT ADR5 (254:254:499)(254:254:499))
          (PORT ADR2 (496:496:855)(496:496:855))
          (PORT ADR4 (795:795:1221)(795:795:1221))
          (PORT ADR1 (732:732:1045)(732:732:1045))
          (PORT ADR0 (1163:1163:1793)(1163:1163:1793))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_Mux_243_o3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (554:554:784)(554:554:784))
          (PORT ADR0 (668:668:1169)(668:668:1169))
          (PORT ADR4 (234:234:438)(234:234:438))
          (PORT ADR5 (152:152:330)(152:152:330))
          (PORT ADR1 (234:234:419)(234:234:419))
          (PORT ADR3 (193:193:375)(193:193:375))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (370:370:694)(370:370:694))
          (PORT ADR2 (781:781:1305)(781:781:1305))
          (PORT ADR5 (243:243:492)(243:243:492))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable231)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (660:660:1159)(660:660:1159))
          (PORT ADR1 (835:835:1368)(835:835:1368))
          (PORT ADR0 (1127:1127:1860)(1127:1127:1860))
          (PORT ADR2 (585:585:1025)(585:585:1025))
          (PORT ADR3 (827:827:1301)(827:827:1301))
          (PORT ADR4 (62:62:222)(62:62:222))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_PWR_48_o_Mux_242_o3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1053:1053:1608)(1053:1053:1608))
          (PORT ADR5 (599:599:1032)(599:599:1032))
          (PORT ADR4 (429:429:781)(429:429:781))
          (PORT ADR3 (438:438:808)(438:438:808))
          (PORT ADR2 (798:798:1239)(798:798:1239))
          (PORT ADR0 (524:524:892)(524:524:892))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1858_inv2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (402:402:733)(402:402:733))
          (PORT ADR5 (803:803:1262)(803:803:1262))
          (PORT ADR0 (520:520:886)(520:520:886))
          (PORT ADR2 (451:451:791)(451:451:791))
          (PORT ADR4 (1582:1582:2444)(1582:1582:2444))
          (PORT ADR1 (507:507:909)(507:507:909))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2018_inv11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (483:483:847)(483:483:847))
          (PORT ADR4 (347:347:660)(347:347:660))
          (PORT ADR0 (555:555:938)(555:555:938))
          (PORT ADR1 (574:574:970)(574:574:970))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/rd_not_write_reg)
      (DELAY
        (ABSOLUTE
          (PORT CE (506:679:939)(506:679:939))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/reset\/HDMI\/reset_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/reset\/HDMI\/reset_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_heblnk\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1244:1244:1986)(1244:1244:1986))
          (PORT ADR4 (1041:1041:1709)(1041:1041:1709))
          (PORT ADR0 (1175:1175:1881)(1175:1175:1881))
          (PORT ADR2 (1196:1196:1902)(1196:1196:1902))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_clk_sync\[3\]_GND_9_o_equal_23_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1244:1244:1986)(1244:1244:1986))
          (PORT ADR4 (1041:1041:1709)(1041:1041:1709))
          (PORT ADR0 (1175:1175:1881)(1175:1175:1881))
          (PORT ADR2 (1196:1196:1902)(1196:1196:1902))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/_n0510_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (176:176:315)(176:176:315))
          (PORT ADR3 (136:136:272)(136:136:272))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/hpos_clr1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (981:981:1637)(981:981:1637))
          (PORT ADR0 (801:801:1325)(801:801:1325))
          (PORT ADR4 (190:190:362)(190:190:362))
          (PORT ADR2 (176:176:315)(176:176:315))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar10bgn\[11\]_LessThan_63_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (568:568:977)(568:568:977))
          (PORT ADR5 (458:458:811)(458:458:811))
          (PORT ADR4 (501:501:861)(501:501:861))
          (PORT ADR1 (689:689:1142)(689:689:1142))
          (PORT ADR2 (572:572:1002)(572:572:1002))
          (PORT ADR0 (552:552:933)(552:552:933))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_reset\/use_fdp\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0299331)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (133:133:323)(133:133:323))
          (PORT ADR1 (636:636:1088)(636:636:1088))
          (PORT ADR0 (524:524:901)(524:524:901))
          (PORT ADR3 (767:767:1361)(767:767:1361))
          (PORT ADR4 (175:175:399)(175:175:399))
          (PORT ADR2 (226:226:435)(226:226:435))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Mmux__n029914\/HDMI\/clrbar\/Mmux__n029914_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Mmux__n029914\/HDMI\/clrbar\/Mmux__n029914_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029915)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (197:197:415)(197:197:415))
          (PORT ADR2 (280:280:523)(280:280:523))
          (PORT ADR1 (999:999:1450)(999:999:1450))
          (PORT ADR3 (397:397:757)(397:397:757))
          (PORT ADR4 (489:489:879)(489:489:879))
          (PORT ADR0 (277:277:492)(277:277:492))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Vregion\[3\]_GND_21_o_equal_187_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (792:792:1307)(792:792:1307))
          (PORT ADR2 (460:460:796)(460:460:796))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n029911)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (200:200:390)(200:200:390))
          (PORT ADR0 (792:792:1307)(792:792:1307))
          (PORT ADR2 (460:460:796)(460:460:796))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar11bgn\[11\]_LessThan_65_o12)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (481:481:838)(481:481:838))
          (PORT ADR0 (1266:1266:1817)(1266:1266:1817))
          (PORT ADR1 (564:564:979)(564:564:979))
          (PORT ADR3 (167:167:377)(167:167:377))
          (PORT ADR4 (490:490:821)(490:490:821))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/hbar11bgn\[11\]_i_hcnt\[11\]_AND_25_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (481:481:838)(481:481:838))
          (PORT ADR0 (1266:1266:1817)(1266:1266:1817))
          (PORT ADR1 (564:564:979)(564:564:979))
          (PORT ADR3 (167:167:377)(167:167:377))
          (PORT ADR4 (490:490:821)(490:490:821))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar11bgn\[11\]_LessThan_65_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (490:490:826)(490:490:826))
          (PORT ADR4 (491:491:894)(491:491:894))
          (PORT ADR0 (680:680:1124)(680:680:1124))
          (PORT ADR3 (445:445:802)(445:445:802))
          (PORT ADR5 (373:373:712)(373:373:712))
          (PORT ADR1 (567:567:935)(567:567:935))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/hbar16bgn\[11\]_i_hcnt\[11\]_AND_30_o_mmx_out\/HDMI\/clrbar\/hbar16bgn\[11\]_i_hcnt\[11\]_AND_30_o_mmx_out_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar16bgn\[11\]_i_hcnt\[11\]_AND_30_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (514:514:813)(514:514:813))
          (PORT ADR0 (360:360:651)(360:360:651))
          (PORT ADR2 (306:306:527)(306:306:527))
          (PORT ADR3 (379:379:629)(379:379:629))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/hbar7bgn\[11\]_i_hcnt\[11\]_AND_39_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (152:152:350)(152:152:350))
          (PORT ADR2 (306:306:527)(306:306:527))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029921)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (500:500:879)(500:500:879))
          (PORT ADR0 (485:485:884)(485:485:884))
          (PORT ADR5 (139:139:326)(139:139:326))
          (PORT ADR3 (115:115:279)(115:115:279))
          (PORT ADR2 (280:280:564)(280:280:564))
          (PORT ADR1 (563:563:1016)(563:563:1016))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029922)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (250:250:477)(250:250:477))
          (PORT ADR3 (500:500:922)(500:500:922))
          (PORT ADR1 (384:384:635)(384:384:635))
          (PORT ADR0 (409:409:701)(409:409:701))
          (PORT ADR4 (181:181:420)(181:181:420))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Hregion\<4\>\/HDMI\/clrbar\/Hregion\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042911011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:377)(217:217:377))
          (PORT ADR3 (890:890:1272)(890:890:1272))
          (PORT ADR2 (295:295:511)(295:295:511))
          (PORT ADR1 (395:395:667)(395:395:667))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/_n03041)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:377)(217:217:377))
          (PORT ADR3 (890:890:1272)(890:890:1272))
          (PORT ADR2 (295:295:511)(295:295:511))
          (PORT ADR1 (395:395:667)(395:395:667))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/Hregion_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (612:769:1132)(612:769:1132))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:342)(69:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:342)(69:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029951)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (616:616:1080)(616:616:1080))
          (PORT ADR5 (426:426:804)(426:426:804))
          (PORT ADR2 (314:314:535)(314:314:535))
          (PORT ADR4 (273:273:547)(273:273:547))
          (PORT ADR3 (409:409:731)(409:409:731))
          (PORT ADR1 (435:435:737)(435:435:737))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029942)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (498:498:835)(498:498:835))
          (PORT ADR1 (338:338:651)(338:338:651))
          (PORT ADR4 (186:186:400)(186:186:400))
          (PORT ADR2 (385:385:727)(385:385:727))
          (PORT ADR3 (315:315:619)(315:315:619))
          (PORT ADR5 (150:150:334)(150:150:334))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/Hregion_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (602:763:1126)(602:763:1126))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:342)(69:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:342)(69:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029943)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (128:128:318)(128:128:318))
          (PORT ADR1 (407:407:744)(407:407:744))
          (PORT ADR0 (384:384:679)(384:384:679))
          (PORT ADR3 (239:239:491)(239:239:491))
          (PORT ADR2 (566:566:983)(566:566:983))
          (PORT ADR4 (62:62:222)(62:62:222))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_b\<7\>\/HDMI\/clrbar\/o_b\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_b\<7\>\/HDMI\/clrbar\/o_b\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Hregion\[16\]_GND_21_o_equal_171_o\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (872:872:1430)(872:872:1430))
          (PORT ADR2 (600:600:987)(600:600:987))
          (PORT ADR4 (347:347:640)(347:347:640))
          (PORT ADR0 (1221:1221:1754)(1221:1221:1754))
          (PORT ADR3 (627:627:1075)(627:627:1075))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/_n031811)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (872:872:1430)(872:872:1430))
          (PORT ADR2 (600:600:987)(600:600:987))
          (PORT ADR4 (347:347:640)(347:347:640))
          (PORT ADR0 (1221:1221:1754)(1221:1221:1754))
          (PORT ADR3 (627:627:1075)(627:627:1075))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429121211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:375)(203:203:375))
          (PORT ADR2 (825:825:1378)(825:825:1378))
          (PORT ADR0 (247:247:462)(247:247:462))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291391)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (831:831:1334)(831:831:1334))
          (PORT ADR4 (203:203:375)(203:203:375))
          (PORT ADR2 (825:825:1378)(825:825:1378))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (960:1090:1573)(960:1090:1573))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429140)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (574:574:1040)(574:574:1040))
          (PORT ADR1 (686:686:1200)(686:686:1200))
          (PORT ADR0 (532:532:933)(532:532:933))
          (PORT ADR2 (402:402:751)(402:402:751))
          (PORT ADR3 (313:313:586)(313:313:586))
          (PORT ADR5 (28:28:154)(28:28:154))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (538:538:919)(538:538:919))
          (PORT ADR4 (723:723:1298)(723:723:1298))
          (PORT ADR3 (351:351:698)(351:351:698))
          (PORT ADR2 (524:524:772)(524:524:772))
          (PORT ADR1 (752:752:1158)(752:752:1158))
          (PORT ADR5 (295:295:592)(295:295:592))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<1\>\/HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<1\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (818:818:1358)(818:818:1358))
          (PORT ADR2 (664:664:1115)(664:664:1115))
          (PORT ADR0 (995:995:1663)(995:995:1663))
          (PORT ADR3 (1147:1147:1688)(1147:1147:1688))
          (PORT ADR4 (450:450:807)(450:450:807))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (818:818:1358)(818:818:1358))
          (PORT ADR2 (664:664:1115)(664:664:1115))
          (PORT ADR0 (995:995:1663)(995:995:1663))
          (PORT ADR3 (1147:1147:1688)(1147:1147:1688))
          (PORT ADR4 (450:450:807)(450:450:807))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042961)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1002:1002:1689)(1002:1002:1689))
          (PORT ADR4 (434:434:797)(434:434:797))
          (PORT ADR5 (372:372:715)(372:372:715))
          (PORT ADR1 (361:361:619)(361:361:619))
          (PORT ADR2 (386:386:689)(386:386:689))
          (PORT ADR3 (155:155:309)(155:155:309))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291191\/HDMI\/clrbar\/Mmux__n04291191_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291191\/HDMI\/clrbar\/Mmux__n04291191_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291192)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (869:869:1461)(869:869:1461))
          (PORT ADR0 (1117:1117:1821)(1117:1117:1821))
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR3 (503:503:841)(503:503:841))
          (PORT ADR1 (1554:1554:2339)(1554:1554:2339))
          (PORT ADR2 (274:274:496)(274:274:496))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291191)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (847:847:1399)(847:847:1399))
          (PORT ADR3 (1359:1359:2040)(1359:1359:2040))
          (PORT ADR0 (1011:1011:1683)(1011:1011:1683))
          (PORT ADR5 (1123:1123:1874)(1123:1123:1874))
          (PORT ADR1 (351:351:683)(351:351:683))
          (PORT ADR4 (286:286:548)(286:286:548))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Hregion\[16\]_GND_21_o_select_180_OUT\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (950:950:1580)(950:950:1580))
          (PORT ADR0 (1484:1484:2260)(1484:1484:2260))
          (PORT ADR2 (865:865:1471)(865:865:1471))
          (PORT ADR3 (1089:1089:1858)(1089:1089:1858))
          (PORT ADR1 (904:904:1545)(904:904:1545))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/_n0318131)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (950:950:1580)(950:950:1580))
          (PORT ADR0 (1484:1484:2260)(1484:1484:2260))
          (PORT ADR2 (865:865:1471)(865:865:1471))
          (PORT ADR3 (1089:1089:1858)(1089:1089:1858))
          (PORT ADR1 (904:904:1545)(904:904:1545))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291711)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (964:964:1605)(964:964:1605))
          (PORT ADR3 (801:801:1381)(801:801:1381))
          (PORT ADR0 (1108:1108:1813)(1108:1108:1813))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291193)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (142:142:305)(142:142:305))
          (PORT ADR4 (70:70:230)(70:70:230))
          (PORT ADR1 (964:964:1605)(964:964:1605))
          (PORT ADR3 (801:801:1381)(801:801:1381))
          (PORT ADR0 (1108:1108:1813)(1108:1108:1813))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1449:1529:2304)(1449:1529:2304))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Vregion\<0\>181\/HDMI\/clrbar\/Vregion\<0\>181_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Vregion\<0\>1811)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (977:977:1643)(977:977:1643))
          (PORT ADR4 (1148:1148:1945)(1148:1148:1945))
          (PORT ADR2 (933:933:1550)(933:933:1550))
          (PORT ADR1 (1127:1127:1850)(1127:1127:1850))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Vregion\<0\>1211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1148:1148:1945)(1148:1148:1945))
          (PORT ADR2 (933:933:1550)(933:933:1550))
          (PORT ADR1 (1127:1127:1850)(1127:1127:1850))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042911521)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (905:905:1489)(905:905:1489))
          (PORT ADR0 (1483:1483:2251)(1483:1483:2251))
          (PORT ADR5 (23:23:131)(23:23:131))
          (PORT ADR1 (1202:1202:1998)(1202:1202:1998))
          (PORT ADR2 (1040:1040:1682)(1040:1040:1682))
          (PORT ADR3 (146:146:300)(146:146:300))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291131)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (174:174:367)(174:174:367))
          (PORT ADR5 (177:177:355)(177:177:355))
          (PORT ADR2 (285:285:545)(285:285:545))
          (PORT ADR1 (339:339:655)(339:339:655))
          (PORT ADR3 (243:243:471)(243:243:471))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291132)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (889:889:1494)(889:889:1494))
          (PORT ADR0 (983:983:1611)(983:983:1611))
          (PORT ADR1 (916:916:1560)(916:916:1560))
          (PORT ADR2 (613:613:1056)(613:613:1056))
          (PORT ADR4 (62:62:222)(62:62:222))
          (PORT ADR3 (608:608:1126)(608:608:1126))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1451:1608:2435)(1451:1608:2435))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (543:543:946)(543:543:946))
          (PORT ADR4 (821:821:1437)(821:821:1437))
          (PORT ADR2 (183:183:328)(183:183:328))
          (PORT ADR3 (382:382:709)(382:382:709))
          (PORT ADR0 (247:247:462)(247:247:462))
          (PORT ADR5 (913:913:1367)(913:913:1367))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (1489:1619:2446)(1489:1619:2446))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-88:-92:-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:353)(76:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291133)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (903:903:1560)(903:903:1560))
          (PORT ADR1 (315:315:613)(315:315:613))
          (PORT ADR5 (16:16:124)(16:16:124))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042911321)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1067:1067:1771)(1067:1067:1771))
          (PORT ADR5 (862:862:1492)(862:862:1492))
          (PORT ADR3 (1449:1449:2275)(1449:1449:2275))
          (PORT ADR2 (252:252:479)(252:252:479))
          (PORT ADR4 (174:174:416)(174:174:416))
          (PORT ADR0 (1211:1211:2003)(1211:1211:2003))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<17\>\/HDMI\/enc0\/pixel2x\/dataint\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<17\>\/HDMI\/enc0\/pixel2x\/dataint\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:166)(-20:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:166)(-20:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:67)(107:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:134)(8:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:134)(8:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:35)(129:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH RADR5 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (53:53:175)(85:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (53:53:175)(85:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(posedge WE1) (posedge CLK) (63:115:115)(103:142:142))
        (SETUPHOLD(negedge WE1) (posedge CLK) (63:115:115)(103:142:142))
        (SETUPHOLD(posedge WE2) (posedge CLK) (58:100:100)(116:167:167))
        (SETUPHOLD(negedge WE2) (posedge CLK) (58:100:100)(116:167:167))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH RADR5 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (146:204:326)(102:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (146:204:326)(102:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(posedge WE1) (posedge CLK) (122:181:181)(43:74:74))
        (SETUPHOLD(negedge WE1) (posedge CLK) (122:181:181)(43:74:74))
        (SETUPHOLD(posedge WE2) (posedge CLK) (67:114:114)(116:167:167))
        (SETUPHOLD(negedge WE2) (posedge CLK) (67:114:114)(116:167:167))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH RADR5 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (150:208:330)(115:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (150:208:330)(115:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(posedge WE1) (posedge CLK) (48:87:87)(103:142:142))
        (SETUPHOLD(negedge WE1) (posedge CLK) (48:87:87)(103:142:142))
        (SETUPHOLD(posedge WE2) (posedge CLK) (86:112:112)(56:98:98))
        (SETUPHOLD(negedge WE2) (posedge CLK) (86:112:112)(56:98:98))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH RADR5 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (135:184:306)(124:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (135:184:306)(124:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (129:279:412)(-2:5:5))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(posedge WE1) (posedge CLK) (107:153:153)(43:74:74))
        (SETUPHOLD(negedge WE1) (posedge CLK) (107:153:153)(43:74:74))
        (SETUPHOLD(posedge WE2) (posedge CLK) (81:102:102)(56:98:98))
        (SETUPHOLD(negedge WE2) (posedge CLK) (81:102:102)(56:98:98))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/n1d\<2\>\/HDMI\/enc0\/encr\/n1d\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd41)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (281:281:549)(281:281:549))
          (PORT ADR0 (526:526:912)(526:526:912))
          (PORT ADR3 (646:646:1086)(646:646:1086))
          (PORT ADR4 (452:452:840)(452:452:840))
          (PORT ADR2 (454:454:765)(454:454:765))
          (PORT ADR1 (675:675:1110)(675:675:1110))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd3_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (436:436:830)(436:436:830))
          (PORT ADR0 (545:545:925)(545:545:925))
          (PORT ADR1 (649:649:1067)(649:649:1067))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (436:436:830)(436:436:830))
          (PORT ADR0 (545:545:925)(545:545:925))
          (PORT ADR1 (649:649:1067)(649:649:1067))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n1d_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd4_xor\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (247:247:470)(247:247:470))
          (PORT ADR4 (288:288:525)(288:288:525))
          (PORT ADR1 (591:591:1049)(591:591:1049))
          (PORT ADR3 (382:382:711)(382:382:711))
          (PORT ADR2 (434:434:796)(434:434:796))
          (PORT ADR5 (29:29:155)(29:29:155))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n1d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd4_xor\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (263:263:479)(263:263:479))
          (PORT ADR5 (383:383:715)(383:383:715))
          (PORT ADR4 (339:339:664)(339:339:664))
          (PORT ADR1 (493:493:848)(493:493:848))
          (PORT ADR3 (647:647:1094)(647:647:1094))
          (PORT ADR2 (413:413:736)(413:413:736))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/n1d\<3\>\/HDMI\/enc0\/encr\/n1d\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (218:218:445)(218:218:445))
          (PORT ADR4 (923:923:1305)(923:923:1305))
          (PORT ADR0 (504:504:815)(504:504:815))
          (PORT ADR2 (166:166:306)(166:166:306))
          (PORT ADR1 (276:276:472)(276:276:472))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/q_m\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (218:218:445)(218:218:445))
          (PORT ADR4 (923:923:1305)(923:923:1305))
          (PORT ADR0 (504:504:815)(504:504:815))
          (PORT ADR2 (166:166:306)(166:166:306))
          (PORT ADR1 (276:276:472)(276:276:472))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n1d_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd4_cy\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (442:442:787)(442:442:787))
          (PORT ADR3 (239:239:439)(239:239:439))
          (PORT ADR0 (252:252:467)(252:252:467))
          (PORT ADR1 (622:622:1043)(622:622:1043))
          (PORT ADR2 (547:547:921)(547:547:921))
          (PORT ADR5 (390:390:722)(390:390:722))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n1d_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-83:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd4_xor\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (313:313:621)(313:313:621))
          (PORT ADR3 (213:213:441)(213:213:441))
          (PORT ADR5 (21:21:129)(21:21:129))
          (PORT ADR0 (630:630:1089)(630:630:1089))
          (PORT ADR1 (604:604:1067)(604:604:1067))
          (PORT ADR2 (543:543:969)(543:543:969))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd4_cy\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (283:283:556)(283:283:556))
          (PORT ADR0 (360:360:640)(360:360:640))
          (PORT ADR3 (487:487:899)(487:487:899))
          (PORT ADR1 (620:620:1044)(620:620:1044))
          (PORT ADR4 (565:565:1040)(565:565:1040))
          (PORT ADR2 (522:522:909)(522:522:909))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd8_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (501:501:845)(501:501:845))
          (PORT ADR0 (273:273:488)(273:273:488))
          (PORT ADR4 (385:385:711)(385:385:711))
          (PORT ADR5 (747:747:1071)(747:747:1071))
          (PORT ADR1 (285:285:487)(285:285:487))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<3\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (251:251:511)(251:251:511))
          (PORT ADR1 (570:570:953)(570:570:953))
          (PORT ADR4 (76:76:210)(76:76:210))
          (PORT ADR3 (250:250:465)(250:250:465))
          (PORT ADR2 (550:550:879)(550:550:879))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (361:361:667)(361:361:667))
          (PORT ADR4 (313:313:594)(313:313:594))
          (PORT ADR0 (559:559:980)(559:559:980))
          (PORT ADR2 (408:408:770)(408:408:770))
          (PORT ADR1 (542:542:974)(542:542:974))
          (PORT ADR3 (365:365:675)(365:365:675))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (68:68:228)(68:68:228))
          (PORT ADR5 (361:361:667)(361:361:667))
          (PORT ADR2 (478:478:839)(478:478:839))
          (PORT ADR3 (836:836:1228)(836:836:1228))
          (PORT ADR1 (496:496:837)(496:496:837))
          (PORT ADR0 (585:585:999)(585:585:999))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/dout\<3\>\/HDMI\/enc0\/encr\/dout\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1858:2024:3090)(1858:2024:3090))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (2110:2110:3462)(2110:2110:3462))
          (PORT ADR4 (337:337:631)(337:337:631))
          (PORT ADR0 (539:539:938)(539:539:938))
          (PORT ADR1 (492:492:790)(492:492:790))
          (PORT ADR3 (380:380:720)(380:380:720))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1859:2016:3082)(1859:2016:3082))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (154:154:346)(154:154:346))
          (PORT ADR3 (401:401:703)(401:401:703))
          (PORT ADR0 (579:579:1016)(579:579:1016))
          (PORT ADR2 (443:443:759)(443:443:759))
          (PORT ADR1 (2334:2334:3763)(2334:2334:3763))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (401:401:703)(401:401:703))
          (PORT ADR0 (579:579:1016)(579:579:1016))
          (PORT ADR2 (443:443:759)(443:443:759))
          (PORT ADR1 (2334:2334:3763)(2334:2334:3763))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (PORT RST (1909:2033:3099)(1909:2033:3099))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1897:2027:3093)(1897:2027:3093))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2263:2263:3709)(2263:2263:3709))
          (PORT ADR3 (375:375:705)(375:375:705))
          (PORT ADR4 (323:323:642)(323:323:642))
          (PORT ADR1 (600:600:1077)(600:600:1077))
          (PORT ADR5 (292:292:571)(292:292:571))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1849:2010:3076)(1849:2010:3076))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:245)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT12)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2199:2199:3619)(2199:2199:3619))
          (PORT ADR0 (528:528:910)(528:528:910))
          (PORT ADR1 (506:506:885)(506:506:885))
          (PORT ADR2 (262:262:495)(262:262:495))
          (PORT ADR5 (292:292:571)(292:292:571))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1041\/HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1041_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT10411)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (231:231:429)(231:231:429))
          (PORT ADR0 (415:415:668)(415:415:668))
          (PORT ADR2 (388:388:656)(388:388:656))
          (PORT ADR1 (416:416:674)(416:416:674))
          (PORT ADR3 (227:227:475)(227:227:475))
          (PORT ADR5 (145:145:311)(145:145:311))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT82)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:384)(192:192:384))
          (PORT ADR5 (37:37:163)(37:37:163))
          (PORT ADR3 (295:295:501)(295:295:501))
          (PORT ADR2 (180:180:325)(180:180:325))
          (PORT ADR1 (369:369:612)(369:369:612))
          (PORT ADR0 (370:370:664)(370:370:664))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0236_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (415:415:749)(415:415:749))
          (PORT ADR2 (532:532:947)(532:532:947))
          (PORT ADR1 (615:615:1098)(615:615:1098))
          (PORT ADR4 (444:444:792)(444:444:792))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0233_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (415:415:749)(415:415:749))
          (PORT ADR2 (532:532:947)(532:532:947))
          (PORT ADR1 (615:615:1098)(615:615:1098))
          (PORT ADR4 (444:444:792)(444:444:792))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT631)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (240:240:474)(240:240:474))
          (PORT ADR1 (778:778:1309)(778:778:1309))
          (PORT ADR4 (70:70:230)(70:70:230))
          (PORT ADR2 (169:169:350)(169:169:350))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0233_lut\<2\>\/HDMI\/enc0\/encr\/Msub_n0233_lut\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (311:311:555)(311:311:555))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (113:113:285)(113:113:285))
          (PORT ADR4 (301:301:531)(301:301:531))
          (PORT ADR0 (541:541:867)(541:541:867))
          (PORT ADR2 (263:263:488)(263:263:488))
          (PORT ADR1 (365:365:631)(365:365:631))
          (PORT ADR3 (303:303:613)(303:303:613))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (440:440:799)(440:440:799))
          (PORT ADR3 (534:534:918)(534:534:918))
          (PORT ADR5 (117:117:307)(117:117:307))
          (PORT ADR2 (306:306:524)(306:306:524))
          (PORT ADR0 (247:247:462)(247:247:462))
          (PORT ADR1 (350:350:599)(350:350:599))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0233_lut\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (459:459:804)(459:459:804))
          (PORT ADR2 (590:590:1038)(590:590:1038))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT8111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (377:377:672)(377:377:672))
          (PORT ADR4 (73:73:233)(73:73:233))
          (PORT ADR5 (504:504:889)(504:504:889))
          (PORT ADR2 (868:868:1495)(868:868:1495))
          (PORT ADR1 (396:396:623)(396:396:623))
          (PORT ADR3 (260:260:468)(260:260:468))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61\/HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61\/HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT611)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (415:415:745)(415:415:745))
          (PORT ADR4 (548:548:972)(548:548:972))
          (PORT ADR3 (545:545:955)(545:545:955))
          (PORT ADR0 (886:886:1535)(886:886:1535))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_add_47_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (415:415:745)(415:415:745))
          (PORT ADR4 (548:548:972)(548:548:972))
          (PORT ADR3 (545:545:955)(545:545:955))
          (PORT ADR0 (886:886:1535)(886:886:1535))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0236_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (579:579:1044)(579:579:1044))
          (PORT ADR0 (793:793:1352)(793:793:1352))
          (PORT ADR1 (731:731:1215)(731:731:1215))
          (PORT ADR4 (502:502:908)(502:502:908))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0233_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (579:579:1044)(579:579:1044))
          (PORT ADR0 (793:793:1352)(793:793:1352))
          (PORT ADR1 (731:731:1215)(731:731:1215))
          (PORT ADR4 (502:502:908)(502:502:908))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1681_inv3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (345:345:586)(345:345:586))
          (PORT ADR4 (153:153:331)(153:153:331))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR1 (390:390:601)(390:390:601))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1681_inv3_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2608:2608:4101)(2608:2608:4101))
          (PORT ADR5 (856:856:1430)(856:856:1430))
          (PORT ADR0 (1490:1490:2372)(1490:1490:2372))
          (PORT ADR3 (106:106:335)(106:106:335))
          (PORT ADR2 (266:266:475)(266:266:475))
          (PORT ADR4 (204:204:367)(204:204:367))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable1022)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (961:961:1555)(961:961:1555))
          (PORT ADR1 (1360:1360:2082)(1360:1360:2082))
          (PORT ADR2 (420:420:747)(420:420:747))
          (PORT ADR3 (796:796:1356)(796:796:1356))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable101)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1099:1099:1736)(1099:1099:1736))
          (PORT ADR1 (1239:1239:1927)(1239:1239:1927))
          (PORT ADR3 (2150:2150:3501)(2150:2150:3501))
          (PORT ADR0 (649:649:1074)(649:649:1074))
          (PORT ADR5 (265:265:549)(265:265:549))
          (PORT ADR4 (758:758:1312)(758:758:1312))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1681_inv3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2368:2368:3718)(2368:2368:3718))
          (PORT ADR2 (417:417:733)(417:417:733))
          (PORT ADR3 (355:355:657)(355:355:657))
          (PORT ADR1 (843:843:1371)(843:843:1371))
          (PORT ADR5 (384:384:701)(384:384:701))
          (PORT ADR4 (350:350:723)(350:350:723))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UILDQSINC)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UILDQSINC_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (473:473:939)(473:473:939))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (108:108:263)(108:108:263))
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR0 (724:724:1236)(724:724:1236))
          (PORT ADR4 (212:212:448)(212:212:448))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR3 (234:234:477)(234:234:477))
          (PORT ADR4 (519:519:938)(519:519:938))
          (PORT ADR5 (173:173:357)(173:173:357))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR4 (73:73:198)(73:73:198))
          (PORT ADR1 (794:794:1316)(794:794:1316))
          (PORT ADR3 (261:261:566)(261:261:566))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR0 (719:719:1209)(719:719:1209))
          (PORT ADR1 (418:418:676)(418:418:676))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (147:147:318)(147:147:318))
          (PORT ADR4 (62:62:176)(62:62:176))
          (PORT ADR3 (442:442:888)(442:442:888))
          (PORT ADR5 (142:142:329)(142:142:329))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (158:158:327)(158:158:327))
          (PORT ADR4 (81:81:206)(81:81:206))
          (PORT ADR5 (368:368:711)(368:368:711))
          (PORT ADR3 (230:230:538)(230:230:538))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR5 (31:31:133)(31:31:133))
          (PORT ADR4 (423:423:780)(423:423:780))
          (PORT ADR2 (280:280:502)(280:280:502))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1681_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (425:425:736)(425:425:736))
          (PORT ADR4 (759:759:1258)(759:759:1258))
          (PORT ADR1 (713:713:1205)(713:713:1205))
          (PORT ADR5 (1266:1266:2052)(1266:1266:2052))
          (PORT ADR0 (482:482:847)(482:482:847))
          (PORT ADR3 (526:526:914)(526:526:914))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_PWR_48_o_Mux_242_o\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_PWR_48_o_Mux_242_o_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_PWR_48_o_Mux_242_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1327:1327:2100)(1327:1327:2100))
          (PORT ADR2 (448:448:764)(448:448:764))
          (PORT ADR3 (750:750:1344)(750:750:1344))
          (PORT ADR1 (1345:1345:2132)(1345:1345:2132))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable31_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (201:201:370)(201:201:370))
          (PORT ADR0 (1327:1327:2100)(1327:1327:2100))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (117:117:304)(117:117:304))
          (PORT ADR0 (1050:1050:1575)(1050:1050:1575))
          (PORT ADR3 (517:517:941)(517:517:941))
          (PORT ADR4 (703:703:1071)(703:703:1071))
          (PORT ADR2 (836:836:1239)(836:836:1239))
          (PORT ADR1 (1027:1027:1640)(1027:1027:1640))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd8\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd8_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (897:1086:1371)(897:1086:1371))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd8\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (213:213:405)(213:213:405))
          (PORT ADR2 (315:315:524)(315:315:524))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd9\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (292:292:499)(292:292:499))
          (PORT ADR2 (315:315:524)(315:315:524))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable241)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (171:171:349)(171:171:349))
          (PORT ADR0 (395:395:681)(395:395:681))
          (PORT ADR1 (1134:1134:1701)(1134:1134:1701))
          (PORT ADR2 (839:839:1159)(839:839:1159))
          (PORT ADR3 (524:524:864)(524:524:864))
          (PORT ADR4 (969:969:1548)(969:969:1548))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (820:967:1273)(820:967:1273))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n0817_inv_011_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (670:670:1064)(670:670:1064))
          (PORT ADR2 (307:307:508)(307:307:508))
          (PORT ADR5 (684:684:961)(684:684:961))
          (PORT ADR1 (1642:1642:2599)(1642:1642:2599))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY5_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (357:357:538)(357:357:538))
          (PORT ADR2 (658:658:1101)(658:658:1101))
          (PORT ADR3 (1346:1346:2169)(1346:1346:2169))
          (PORT ADR1 (841:841:1169)(841:841:1169))
          (PORT ADR4 (232:232:502)(232:232:502))
          (PORT ADR0 (1051:1051:1588)(1051:1051:1588))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_DQS_DELAY5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (525:525:838)(525:525:838))
          (PORT ADR2 (608:608:1089)(608:608:1089))
          (PORT ADR4 (579:579:960)(579:579:960))
          (PORT ADR0 (236:236:419)(236:236:419))
          (PORT ADR3 (458:458:745)(458:458:745))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/_n1032\<1\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (281:281:482)(281:281:482))
          (PORT ADR4 (316:316:575)(316:316:575))
          (PORT ADR0 (1241:1241:1915)(1241:1241:1915))
          (PORT ADR5 (690:690:1078)(690:690:1078))
          (PORT ADR1 (1501:1501:2289)(1501:1501:2289))
          (PORT ADR3 (360:360:672)(360:360:672))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg\<5\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1709:1898:2700)(1709:1898:2700))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux5111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (557:557:991)(557:557:991))
          (PORT ADR1 (735:735:1092)(735:735:1092))
          (PORT ADR3 (387:387:679)(387:387:679))
          (PORT ADR0 (1151:1151:1664)(1151:1151:1664))
          (PORT ADR5 (398:398:781)(398:398:781))
          (PORT ADR2 (276:276:485)(276:276:485))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1715:1874:2676)(1715:1874:2676))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux4111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (518:518:900)(518:518:900))
          (PORT ADR3 (566:566:926)(566:566:926))
          (PORT ADR4 (333:333:608)(333:333:608))
          (PORT ADR2 (910:910:1325)(910:910:1325))
          (PORT ADR1 (765:765:1257)(765:765:1257))
          (PORT ADR0 (251:251:428)(251:251:428))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux11121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (349:349:635)(349:349:635))
          (PORT ADR3 (606:606:1109)(606:606:1109))
          (PORT ADR2 (536:536:962)(536:536:962))
          (PORT ADR0 (1023:1023:1455)(1023:1023:1455))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux11111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (349:349:635)(349:349:635))
          (PORT ADR2 (536:536:962)(536:536:962))
          (PORT ADR0 (1023:1023:1455)(1023:1023:1455))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1705:1852:2654)(1705:1852:2654))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/mux3111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (632:632:1078)(632:632:1078))
          (PORT ADR1 (749:749:1103)(749:749:1103))
          (PORT ADR0 (481:481:806)(481:481:806))
          (PORT ADR2 (158:158:299)(158:158:299))
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR3 (114:114:282)(114:114:282))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd57\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd57_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_RDY_BUSY_N_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (656:656:1083)(656:656:1083))
          (PORT ADR4 (1619:1619:2497)(1619:1619:2497))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_RDY_BUSY_N_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (656:656:1083)(656:656:1083))
          (PORT ADR4 (1619:1619:2497)(1619:1619:2497))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd57)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (521:668:851)(521:668:851))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (257:257:514)(257:257:514))
          (PORT ADR0 (885:885:1460)(885:885:1460))
          (PORT ADR4 (677:677:1012)(677:677:1012))
          (PORT ADR3 (790:790:1221)(790:790:1221))
          (PORT ADR1 (401:401:660)(401:401:660))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_Mux_243_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (345:345:619)(345:345:619))
          (PORT ADR4 (675:675:1060)(675:675:1060))
          (PORT ADR5 (650:650:1046)(650:650:1046))
          (PORT ADR1 (1043:1043:1578)(1043:1043:1578))
          (PORT ADR0 (1150:1150:1813)(1150:1150:1813))
          (PORT ADR2 (1400:1400:2183)(1400:1400:2183))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (344:491:663)(344:491:663))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd20\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1186:1186:2052)(1186:1186:2052))
          (PORT ADR3 (1594:1594:2487)(1594:1594:2487))
          (PORT ADR5 (48:48:150)(48:48:150))
          (PORT ADR4 (685:685:1055)(685:685:1055))
          (PORT ADR1 (499:499:818)(499:499:818))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_reset\/use_fdp\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/pll_lckd_INV_6_o1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2711:2711:4556)(2711:2711:4556))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029941)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (211:211:412)(211:211:412))
          (PORT ADR5 (94:94:248)(94:94:248))
          (PORT ADR0 (515:515:889)(515:515:889))
          (PORT ADR2 (288:288:521)(288:288:521))
          (PORT ADR4 (57:57:217)(57:57:217))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar16bgn\[11\]_i_hcnt\[11\]_AND_30_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (394:394:653)(394:394:653))
          (PORT ADR4 (507:507:872)(507:507:872))
          (PORT ADR1 (681:681:1109)(681:681:1109))
          (PORT ADR5 (352:352:641)(352:352:641))
          (PORT ADR3 (95:95:306)(95:95:306))
          (PORT ADR2 (550:550:974)(550:550:974))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar17bgn\[11\]_LessThan_77_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (710:710:1088)(710:710:1088))
          (PORT ADR3 (408:408:795)(408:408:795))
          (PORT ADR0 (584:584:927)(584:584:927))
          (PORT ADR4 (383:383:687)(383:383:687))
          (PORT ADR5 (407:407:746)(407:407:746))
          (PORT ADR2 (557:557:936)(557:557:936))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar17bgn\[11\]_LessThan_77_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (718:718:1145)(718:718:1145))
          (PORT ADR0 (715:715:1125)(715:715:1125))
          (PORT ADR4 (76:76:198)(76:76:198))
          (PORT ADR3 (664:664:1160)(664:664:1160))
          (PORT ADR5 (458:458:811)(458:458:811))
          (PORT ADR2 (1269:1269:1804)(1269:1269:1804))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/Hregion_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (345:534:706)(345:534:706))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:242)(292:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:242)(292:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029924)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (146:146:370)(146:146:370))
          (PORT ADR0 (265:265:478)(265:265:478))
          (PORT ADR5 (117:117:289)(117:117:289))
          (PORT ADR1 (561:561:890)(561:561:890))
          (PORT ADR3 (195:195:396)(195:195:396))
          (PORT ADR2 (294:294:483)(294:294:483))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029923)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (580:580:936)(580:580:936))
          (PORT ADR3 (197:197:472)(197:197:472))
          (PORT ADR4 (177:177:376)(177:177:376))
          (PORT ADR1 (594:594:954)(594:594:954))
          (PORT ADR5 (749:749:1106)(749:749:1106))
          (PORT ADR2 (248:248:465)(248:248:465))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029912)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (260:260:448)(260:260:448))
          (PORT ADR1 (586:586:1011)(586:586:1011))
          (PORT ADR3 (301:301:673)(301:301:673))
          (PORT ADR2 (255:255:470)(255:255:470))
          (PORT ADR4 (213:213:420)(213:213:420))
          (PORT ADR5 (334:334:670)(334:334:670))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/Hregion_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (341:488:660)(341:488:660))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:242)(292:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:242)(292:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029916)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (341:341:596)(341:341:596))
          (PORT ADR5 (783:783:1110)(783:783:1110))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar4bgn\[11\]_LessThan_97_o\/HDMI\/clrbar\/i_hcnt\[11\]_hbar4bgn\[11\]_LessThan_97_o_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar4bgn\[11\]_LessThan_97_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (481:481:807)(481:481:807))
          (PORT ADR5 (355:355:636)(355:355:636))
          (PORT ADR3 (428:428:812)(428:428:812))
          (PORT ADR4 (391:391:709)(391:391:709))
          (PORT ADR1 (401:401:665)(401:401:665))
          (PORT ADR0 (684:684:1118)(684:684:1118))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n029914)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:328)(101:101:328))
          (PORT ADR5 (542:542:1001)(542:542:1001))
          (PORT ADR2 (256:256:471)(256:256:471))
          (PORT ADR1 (533:533:832)(533:533:832))
          (PORT ADR0 (271:271:459)(271:271:459))
          (PORT ADR4 (179:179:389)(179:179:389))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar3bgn\[11\]_i_hcnt\[11\]_AND_35_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (261:261:443)(261:261:443))
          (PORT ADR2 (303:303:540)(303:303:540))
          (PORT ADR0 (718:718:1120)(718:718:1120))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n029913)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (584:584:1032)(584:584:1032))
          (PORT ADR3 (527:527:1005)(527:527:1005))
          (PORT ADR1 (261:261:443)(261:261:443))
          (PORT ADR2 (303:303:540)(303:303:540))
          (PORT ADR0 (718:718:1120)(718:718:1120))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Hregion\<2\>\/HDMI\/clrbar\/Hregion\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042931_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (310:310:531)(310:310:531))
          (PORT ADR1 (395:395:608)(395:395:608))
          (PORT ADR5 (145:145:323)(145:145:323))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar6bgn\[11\]_i_hcnt\[11\]_AND_38_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (337:337:584)(337:337:584))
          (PORT ADR1 (495:495:847)(495:495:847))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n02993_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (219:219:509)(219:219:509))
          (PORT ADR4 (170:170:369)(170:170:369))
          (PORT ADR0 (337:337:584)(337:337:584))
          (PORT ADR1 (495:495:847)(495:495:847))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar7bgn\[11\]_LessThan_103_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (592:592:1054)(592:592:1054))
          (PORT ADR3 (488:488:939)(488:488:939))
          (PORT ADR1 (730:730:1181)(730:730:1181))
          (PORT ADR2 (631:631:1048)(631:631:1048))
          (PORT ADR4 (167:167:377)(167:167:377))
          (PORT ADR0 (500:500:825)(500:500:825))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/Hregion_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (638:785:1148)(638:785:1148))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:242)(292:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:242)(292:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n02993)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (343:343:651)(343:343:651))
          (PORT ADR3 (206:206:444)(206:206:444))
          (PORT ADR5 (150:150:334)(150:150:334))
          (PORT ADR2 (288:288:507)(288:288:507))
          (PORT ADR0 (797:797:1280)(797:797:1280))
          (PORT ADR1 (387:387:605)(387:387:605))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042917_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (519:519:969)(519:519:969))
          (PORT ADR0 (270:270:477)(270:270:477))
          (PORT ADR4 (324:324:598)(324:324:598))
          (PORT ADR2 (710:710:1192)(710:710:1192))
          (PORT ADR3 (236:236:437)(236:236:437))
          (PORT ADR1 (746:746:1160)(746:746:1160))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1379:1538:2268)(1379:1538:2268))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042917)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (970:970:1633)(970:970:1633))
          (PORT ADR3 (963:963:1671)(963:963:1671))
          (PORT ADR0 (707:707:1170)(707:707:1170))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR1 (1231:1231:1898)(1231:1231:1898))
          (PORT ADR4 (563:563:935)(563:563:935))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042919_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (457:457:744)(457:457:744))
          (PORT ADR2 (294:294:521)(294:294:521))
          (PORT ADR0 (282:282:446)(282:282:446))
          (PORT ADR4 (785:785:1328)(785:785:1328))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1369:1516:2246)(1369:1516:2246))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042919)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (843:843:1461)(843:843:1461))
          (PORT ADR0 (713:713:1228)(713:713:1228))
          (PORT ADR1 (1263:1263:1980)(1263:1263:1980))
          (PORT ADR2 (657:657:1142)(657:657:1142))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR3 (112:112:286)(112:112:286))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_r\<7\>\/HDMI\/clrbar\/o_r\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1481:1670:2497)(1481:1670:2497))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042915)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (536:536:929)(536:536:929))
          (PORT ADR4 (819:819:1461)(819:819:1461))
          (PORT ADR2 (187:187:338)(187:187:338))
          (PORT ADR5 (127:127:332)(127:127:332))
          (PORT ADR0 (323:323:582)(323:323:582))
          (PORT ADR1 (1277:1277:1842)(1277:1277:1842))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429115_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (257:257:486)(257:257:486))
          (PORT ADR1 (270:270:449)(270:270:449))
          (PORT ADR0 (358:358:599)(358:358:599))
          (PORT ADR3 (227:227:511)(227:227:511))
          (PORT ADR4 (192:192:406)(192:192:406))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/o_r\[7\]_PWR_21_o_equal_147_o\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:599)(358:358:599))
          (PORT ADR3 (227:227:511)(227:227:511))
          (PORT ADR4 (192:192:406)(192:192:406))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1480:1626:2453)(1480:1626:2453))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429115)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (820:820:1305)(820:820:1305))
          (PORT ADR5 (862:862:1492)(862:862:1492))
          (PORT ADR4 (1013:1013:1720)(1013:1013:1720))
          (PORT ADR1 (1023:1023:1690)(1023:1023:1690))
          (PORT ADR0 (347:347:581)(347:347:581))
          (PORT ADR3 (208:208:501)(208:208:501))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/o_r\[7\]_PWR_21_o_equal_147_o\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (394:394:617)(394:394:617))
          (PORT ADR5 (347:347:671)(347:347:671))
          (PORT ADR2 (596:596:1006)(596:596:1006))
          (PORT ADR1 (279:279:455)(279:279:455))
          (PORT ADR4 (92:92:208)(92:92:208))
          (PORT ADR3 (273:273:693)(273:273:693))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/din_q_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg\<2\>\/HDMI\/enc0\/encr\/q_m_reg\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd5_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (251:251:511)(251:251:511))
          (PORT ADR0 (508:508:870)(508:508:870))
          (PORT ADR2 (180:180:329)(180:180:329))
          (PORT ADR3 (217:217:433)(217:217:433))
          (PORT ADR4 (309:309:615)(309:309:615))
          (PORT ADR1 (251:251:432)(251:251:432))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (488:488:839)(488:488:839))
          (PORT ADR1 (510:510:835)(510:510:835))
          (PORT ADR4 (371:371:689)(371:371:689))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (572:572:953)(572:572:953))
          (PORT ADR3 (950:950:1415)(950:950:1415))
          (PORT ADR2 (488:488:839)(488:488:839))
          (PORT ADR1 (510:510:835)(510:510:835))
          (PORT ADR4 (371:371:689)(371:371:689))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<6\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (362:362:590)(362:362:590))
          (PORT ADR5 (113:113:279)(113:113:279))
          (PORT ADR2 (484:484:833)(484:484:833))
          (PORT ADR1 (990:990:1391)(990:990:1391))
          (PORT ADR3 (123:123:352)(123:123:352))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0236_cy\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (548:548:873)(548:548:873))
          (PORT ADR0 (754:754:1188)(754:754:1188))
          (PORT ADR5 (405:405:747)(405:405:747))
          (PORT ADR3 (477:477:901)(477:477:901))
          (PORT ADR4 (354:354:644)(354:354:644))
          (PORT ADR2 (527:527:890)(527:527:890))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT8131)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (528:528:886)(528:528:886))
          (PORT ADR5 (400:400:718)(400:400:718))
          (PORT ADR2 (543:543:920)(543:543:920))
          (PORT ADR4 (458:458:793)(458:458:793))
          (PORT ADR1 (644:644:1039)(644:644:1039))
          (PORT ADR0 (554:554:915)(554:554:915))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (210:210:430)(210:210:430))
          (PORT ADR0 (282:282:489)(282:282:489))
          (PORT ADR4 (285:285:565)(285:285:565))
          (PORT ADR1 (348:348:593)(348:348:593))
          (PORT ADR2 (453:453:775)(453:453:775))
          (PORT ADR3 (222:222:441)(222:222:441))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2129:2288:3520)(2129:2288:3520))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT62)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2269:2269:3710)(2269:2269:3710))
          (PORT ADR1 (270:270:449)(270:270:449))
          (PORT ADR2 (234:234:451)(234:234:451))
          (PORT ADR3 (347:347:707)(347:347:707))
          (PORT ADR0 (397:397:612)(397:397:612))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2122:2268:3500)(2122:2268:3500))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2285:2285:3737)(2285:2285:3737))
          (PORT ADR5 (32:32:140)(32:32:140))
          (PORT ADR3 (298:298:639)(298:298:639))
          (PORT ADR1 (485:485:772)(485:485:772))
          (PORT ADR2 (399:399:690)(399:399:690))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/decision2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (416:416:630)(416:416:630))
          (PORT ADR5 (172:172:312)(172:172:312))
          (PORT ADR4 (742:742:1019)(742:742:1019))
          (PORT ADR3 (218:218:471)(218:218:471))
          (PORT ADR0 (255:255:446)(255:255:446))
          (PORT ADR2 (251:251:458)(251:251:458))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0233_lut\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (426:426:782)(426:426:782))
          (PORT ADR2 (766:766:1267)(766:766:1267))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/decision2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (252:252:497)(252:252:497))
          (PORT ADR4 (281:281:540)(281:281:540))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (248:248:491)(248:248:491))
          (PORT ADR5 (29:29:131)(29:29:131))
          (PORT ADR0 (709:709:1222)(709:709:1222))
          (PORT ADR4 (69:69:218)(69:69:218))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (914:914:1457)(914:914:1457))
          (PORT ADR1 (2002:2002:3146)(2002:2002:3146))
          (PORT ADR5 (407:407:767)(407:407:767))
          (PORT ADR3 (331:331:730)(331:331:730))
          (PORT ADR4 (472:472:867)(472:472:867))
          (PORT ADR2 (505:505:895)(505:505:895))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1681_inv4_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (244:244:462)(244:244:462))
          (PORT ADR4 (192:192:391)(192:192:391))
          (PORT ADR0 (391:391:631)(391:391:631))
          (PORT ADR1 (357:357:598)(357:357:598))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<1\>4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (261:261:471)(261:261:471))
          (PORT ADR4 (708:708:1132)(708:708:1132))
          (PORT ADR1 (419:419:745)(419:419:745))
          (PORT ADR3 (511:511:824)(511:511:824))
          (PORT ADR5 (540:540:900)(540:540:900))
          (PORT ADR0 (384:384:659)(384:384:659))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (356:356:664)(356:356:664))
          (PORT ADR3 (483:483:979)(483:483:979))
          (PORT ADR0 (255:255:458)(255:255:458))
          (PORT ADR2 (1589:1589:2505)(1589:1589:2505))
          (PORT ADR1 (947:947:1534)(947:947:1534))
          (PORT ADR5 (18:18:126)(18:18:126))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd10\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd10_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (787:787:1494)(787:787:1494))
          (PORT ADR4 (1906:1906:3009)(1906:1906:3009))
          (PORT ADR5 (604:604:1050)(604:604:1050))
          (PORT ADR2 (920:920:1510)(920:920:1510))
          (PORT ADR1 (876:876:1302)(876:876:1302))
          (PORT ADR0 (379:379:658)(379:379:658))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (826:970:1270)(826:970:1270))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd10\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (96:96:218)(96:96:218))
          (PORT ADR0 (687:687:1136)(687:687:1136))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd11\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (294:294:524)(294:294:524))
          (PORT ADR0 (687:687:1136)(687:687:1136))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (280:280:497)(280:280:497))
          (PORT ADR1 (265:265:427)(265:265:427))
          (PORT ADR4 (308:308:597)(308:308:597))
          (PORT ADR0 (1042:1042:1513)(1042:1042:1513))
          (PORT ADR5 (702:702:1095)(702:702:1095))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd23\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd23_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1307:1461:1916)(1307:1461:1916))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd23\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:342)(181:181:342))
          (PORT ADR2 (1384:1384:2208)(1384:1384:2208))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1311_inv11_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (654:654:979)(654:654:979))
          (PORT ADR0 (1458:1458:2311)(1458:1458:2311))
          (PORT ADR2 (1384:1384:2208)(1384:1384:2208))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1917:2071:2989)(1917:2071:2989))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (449:603:827)(449:603:827))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (918:918:1558)(918:918:1558))
          (PORT ADR3 (445:445:829)(445:445:829))
          (PORT ADR2 (269:269:491)(269:269:491))
          (PORT ADR1 (413:413:739)(413:413:739))
          (PORT ADR5 (555:555:987)(555:555:987))
          (PORT ADR0 (1056:1056:1697)(1056:1056:1697))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2126:2280:3380)(2126:2280:3380))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd13\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd13_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (673:827:1183)(673:827:1183))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd13\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (189:189:350)(189:189:350))
          (PORT ADR0 (608:608:1029)(608:608:1029))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd14\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (371:371:609)(371:371:609))
          (PORT ADR0 (608:608:1029)(608:608:1029))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar15bgn\[11\]_LessThan_73_o1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (405:405:703)(405:405:703))
          (PORT ADR5 (219:219:406)(219:219:406))
          (PORT ADR4 (345:345:646)(345:345:646))
          (PORT ADR3 (295:295:506)(295:295:506))
          (PORT ADR1 (650:650:1064)(650:650:1064))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar14bgn\[11\]_i_hcnt\[11\]_AND_28_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (290:290:501)(290:290:501))
          (PORT ADR0 (529:529:887)(529:529:887))
          (PORT ADR1 (346:346:595)(346:346:595))
          (PORT ADR4 (350:350:634)(350:350:634))
          (PORT ADR5 (15:15:123)(15:15:123))
          (PORT ADR3 (436:436:853)(436:436:853))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar15bgn\[11\]_LessThan_73_o12\/HDMI\/clrbar\/i_hcnt\[11\]_hbar15bgn\[11\]_LessThan_73_o12_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar15bgn\[11\]_LessThan_73_o12\/HDMI\/clrbar\/i_hcnt\[11\]_hbar15bgn\[11\]_LessThan_73_o12_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar15bgn\[11\]_LessThan_73_o121)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (553:553:903)(553:553:903))
          (PORT ADR4 (373:373:698)(373:373:698))
          (PORT ADR3 (413:413:694)(413:413:694))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/hbar8bgn\[11\]_i_hcnt\[11\]_AND_32_o_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (592:592:908)(592:592:908))
          (PORT ADR4 (373:373:698)(373:373:698))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar15bgn\[11\]_LessThan_73_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (131:131:372)(131:131:372))
          (PORT ADR0 (569:569:895)(569:569:895))
          (PORT ADR2 (390:390:616)(390:390:616))
          (PORT ADR4 (401:401:653)(401:401:653))
          (PORT ADR1 (325:325:574)(325:325:574))
          (PORT ADR5 (36:36:144)(36:36:144))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar5bgn\[11\]_LessThan_99_o111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (501:501:816)(501:501:816))
          (PORT ADR0 (465:465:750)(465:465:750))
          (PORT ADR2 (353:353:604)(353:353:604))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar3bgn\[11\]_LessThan_95_o121)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (449:449:811)(449:449:811))
          (PORT ADR3 (431:431:772)(431:431:772))
          (PORT ADR4 (501:501:816)(501:501:816))
          (PORT ADR0 (465:465:750)(465:465:750))
          (PORT ADR2 (353:353:604)(353:353:604))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar5bgn\[11\]_i_hcnt\[11\]_AND_37_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (99:99:247)(99:99:247))
          (PORT ADR0 (561:561:945)(561:561:945))
          (PORT ADR2 (252:252:475)(252:252:475))
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR1 (670:670:1025)(670:670:1025))
          (PORT ADR5 (326:326:583)(326:326:583))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0299421)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (61:61:210)(61:61:210))
          (PORT ADR0 (392:392:667)(392:392:667))
          (PORT ADR1 (492:492:810)(492:492:810))
          (PORT ADR3 (388:388:672)(388:388:672))
          (PORT ADR5 (130:130:320)(130:130:320))
          (PORT ADR2 (373:373:659)(373:373:659))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar4bgn\[11\]_i_hcnt\[11\]_AND_36_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (224:224:544)(224:224:544))
          (PORT ADR2 (365:365:591)(365:365:591))
          (PORT ADR4 (58:58:193)(58:58:193))
          (PORT ADR5 (262:262:472)(262:262:472))
          (PORT ADR1 (436:436:700)(436:436:700))
          (PORT ADR0 (523:523:884)(523:523:884))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N22\/N22_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar7bgn\[11\]_LessThan_103_o1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (602:602:982)(602:602:982))
          (PORT ADR0 (532:532:901)(532:532:901))
          (PORT ADR1 (647:647:1057)(647:647:1057))
          (PORT ADR3 (444:444:866)(444:444:866))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar8bgn\[11\]_LessThan_79_o1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (448:448:829)(448:448:829))
          (PORT ADR2 (602:602:982)(602:602:982))
          (PORT ADR0 (532:532:901)(532:532:901))
          (PORT ADR1 (647:647:1057)(647:647:1057))
          (PORT ADR3 (444:444:866)(444:444:866))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar8bgn\[11\]_i_hcnt\[11\]_AND_32_o)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (24:24:132)(24:24:132))
          (PORT ADR2 (529:529:961)(529:529:961))
          (PORT ADR4 (376:376:680)(376:376:680))
          (PORT ADR1 (587:587:978)(587:587:978))
          (PORT ADR3 (465:465:802)(465:465:802))
          (PORT ADR0 (702:702:1122)(702:702:1122))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar8bgn\[11\]_LessThan_79_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (570:570:954)(570:570:954))
          (PORT ADR4 (392:392:693)(392:392:693))
          (PORT ADR2 (483:483:823)(483:483:823))
          (PORT ADR5 (368:368:648)(368:368:648))
          (PORT ADR1 (371:371:595)(371:371:595))
          (PORT ADR3 (234:234:458)(234:234:458))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_b\<5\>\/HDMI\/clrbar\/o_b\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/_n0318141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1007:1007:1695)(1007:1007:1695))
          (PORT ADR1 (817:817:1374)(817:817:1374))
          (PORT ADR2 (633:633:1079)(633:633:1079))
          (PORT ADR4 (1106:1106:1683)(1106:1106:1683))
          (PORT ADR0 (681:681:1121)(681:681:1121))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/_n0318151)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1007:1007:1695)(1007:1007:1695))
          (PORT ADR1 (817:817:1374)(817:817:1374))
          (PORT ADR2 (633:633:1079)(633:633:1079))
          (PORT ADR4 (1106:1106:1683)(1106:1106:1683))
          (PORT ADR0 (681:681:1121)(681:681:1121))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1038:1180:1739)(1038:1180:1739))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042962)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (793:793:1337)(793:793:1337))
          (PORT ADR5 (129:129:316)(129:129:316))
          (PORT ADR3 (212:212:532)(212:212:532))
          (PORT ADR2 (752:752:1225)(752:752:1225))
          (PORT ADR1 (634:634:1086)(634:634:1086))
          (PORT ADR4 (188:188:361)(188:188:361))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1070:1214:1773)(1070:1214:1773))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04298)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (781:781:1318)(781:781:1318))
          (PORT ADR2 (569:569:1001)(569:569:1001))
          (PORT ADR1 (336:336:637)(336:336:637))
          (PORT ADR4 (84:84:206)(84:84:206))
          (PORT ADR5 (123:123:310)(123:123:310))
          (PORT ADR3 (190:190:388)(190:190:388))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Vregion\<0\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1091:1091:1648)(1091:1091:1648))
          (PORT ADR3 (664:664:1168)(664:664:1168))
          (PORT ADR5 (512:512:920)(512:512:920))
          (PORT ADR1 (817:817:1311)(817:817:1311))
          (PORT ADR0 (680:680:1129)(680:680:1129))
          (PORT ADR2 (791:791:1331)(791:791:1331))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_b\<0\>\/HDMI\/clrbar\/o_b\<0\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429135)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (616:616:1058)(616:616:1058))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429135_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (919:919:1523)(919:919:1523))
          (PORT ADR4 (595:595:1049)(595:595:1049))
          (PORT ADR3 (1179:1179:1754)(1179:1179:1754))
          (PORT ADR2 (783:783:1310)(783:783:1310))
          (PORT ADR5 (313:313:591)(313:313:591))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1143:1285:1908)(1143:1285:1908))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429135_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (700:700:1175)(700:700:1175))
          (PORT ADR0 (386:386:671)(386:386:671))
          (PORT ADR1 (291:291:680)(291:291:680))
          (PORT ADR3 (384:384:803)(384:384:803))
          (PORT ADR4 (728:728:1268)(728:728:1268))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (230:230:453)(230:230:453))
          (PORT ADR0 (547:547:899)(547:547:899))
          (PORT ADR4 (186:186:372)(186:186:372))
          (PORT ADR1 (404:404:655)(404:404:655))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n04298_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (230:230:453)(230:230:453))
          (PORT ADR0 (547:547:899)(547:547:899))
          (PORT ADR4 (186:186:372)(186:186:372))
          (PORT ADR1 (404:404:655)(404:404:655))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429102)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1036:1036:1647)(1036:1036:1647))
          (PORT ADR0 (783:783:1296)(783:783:1296))
          (PORT ADR5 (530:530:967)(530:530:967))
          (PORT ADR4 (289:289:573)(289:289:573))
          (PORT ADR3 (593:593:1052)(593:593:1052))
          (PORT ADR2 (268:268:465)(268:268:465))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_r\<1\>\/HDMI\/clrbar\/o_r\<1\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_r\<1\>\/HDMI\/clrbar\/o_r\<1\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Madd_o_r\[7\]_GND_21_o_add_147_OUT_cy\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (318:318:634)(318:318:634))
          (PORT ADR0 (506:506:816)(506:506:816))
          (PORT ADR2 (263:263:482)(263:263:482))
          (PORT ADR1 (409:409:642)(409:409:642))
          (PORT ADR3 (358:358:663)(358:358:663))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429111_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (318:318:634)(318:318:634))
          (PORT ADR0 (506:506:816)(506:506:816))
          (PORT ADR2 (263:263:482)(263:263:482))
          (PORT ADR1 (409:409:642)(409:409:642))
          (PORT ADR3 (358:358:663)(358:358:663))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (396:396:675)(396:396:675))
          (PORT ADR1 (453:453:775)(453:453:775))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n042915_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (242:242:521)(242:242:521))
          (PORT ADR2 (295:295:515)(295:295:515))
          (PORT ADR0 (396:396:675)(396:396:675))
          (PORT ADR1 (453:453:775)(453:453:775))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429117_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:399)(192:192:399))
          (PORT ADR1 (265:265:478)(265:265:478))
          (PORT ADR2 (543:543:926)(543:543:926))
          (PORT ADR3 (800:800:1377)(800:800:1377))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_r_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1320:1474:2204)(1320:1474:2204))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:270)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:356)(91:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429117)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1189:1189:1943)(1189:1189:1943))
          (PORT ADR2 (628:628:1121)(628:628:1121))
          (PORT ADR5 (850:850:1455)(850:850:1455))
          (PORT ADR3 (732:732:1298)(732:732:1298))
          (PORT ADR4 (40:40:169)(40:40:169))
          (PORT ADR0 (388:388:672)(388:388:672))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (413:413:754)(413:413:754))
          (PORT ADR2 (139:139:285)(139:139:285))
          (PORT ADR3 (229:229:440)(229:229:440))
          (PORT ADR4 (168:168:381)(168:168:381))
          (PORT ADR1 (378:378:617)(378:378:617))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>12)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (248:248:433)(248:248:433))
          (PORT ADR4 (177:177:391)(177:177:391))
          (PORT ADR5 (131:131:303)(131:131:303))
          (PORT ADR3 (226:226:546)(226:226:546))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd91)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (397:397:729)(397:397:729))
          (PORT ADR4 (284:284:530)(284:284:530))
          (PORT ADR5 (123:123:310)(123:123:310))
          (PORT ADR0 (397:397:643)(397:397:643))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/n1q_m\<3\>\/HDMI\/enc0\/encr\/n1q_m\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (275:275:504)(275:275:504))
          (PORT ADR2 (244:244:454)(244:244:454))
          (PORT ADR4 (71:71:220)(71:71:220))
          (PORT ADR0 (778:778:1237)(778:778:1237))
          (PORT ADR5 (505:505:910)(505:505:910))
          (PORT ADR1 (719:719:1194)(719:719:1194))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd9_xor\<0\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (353:353:626)(353:353:626))
          (PORT ADR4 (285:285:563)(285:285:563))
          (PORT ADR1 (365:365:626)(365:365:626))
          (PORT ADR5 (278:278:500)(278:278:500))
          (PORT ADR3 (233:233:538)(233:233:538))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n1q_m_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>1411)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (374:374:669)(374:374:669))
          (PORT ADR2 (314:314:648)(314:314:648))
          (PORT ADR4 (178:178:370)(178:178:370))
          (PORT ADR0 (571:571:1049)(571:571:1049))
          (PORT ADR3 (241:241:470)(241:241:470))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd9_xor\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (374:374:669)(374:374:669))
          (PORT ADR2 (314:314:648)(314:314:648))
          (PORT ADR4 (178:178:370)(178:178:370))
          (PORT ADR0 (571:571:1049)(571:571:1049))
          (PORT ADR3 (241:241:470)(241:241:470))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n1q_m_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (123:123:295)(123:123:295))
          (PORT ADR0 (259:259:467)(259:259:467))
          (PORT ADR3 (566:566:988)(566:566:988))
          (PORT ADR1 (637:637:1027)(637:637:1027))
          (PORT ADR4 (664:664:1128)(664:664:1128))
          (PORT ADR2 (258:258:493)(258:258:493))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/n0q_m\<2\>\/HDMI\/enc0\/encr\/n0q_m\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/n0q_m\<2\>\/HDMI\/enc0\/encr\/n0q_m\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (341:341:604)(341:341:604))
          (PORT ADR2 (373:373:659)(373:373:659))
          (PORT ADR3 (226:226:434)(226:226:434))
          (PORT ADR4 (384:384:740)(384:384:740))
          (PORT ADR1 (380:380:657)(380:380:657))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<3\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (341:341:604)(341:341:604))
          (PORT ADR2 (373:373:659)(373:373:659))
          (PORT ADR3 (226:226:434)(226:226:434))
          (PORT ADR4 (384:384:740)(384:384:740))
          (PORT ADR1 (380:380:657)(380:380:657))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n0q_m_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>14)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (394:394:681)(394:394:681))
          (PORT ADR2 (292:292:503)(292:292:503))
          (PORT ADR3 (347:347:743)(347:347:743))
          (PORT ADR0 (569:569:997)(569:569:997))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n0q_m_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (168:168:360)(168:168:360))
          (PORT ADR5 (512:512:906)(512:512:906))
          (PORT ADR3 (620:620:1090)(620:620:1090))
          (PORT ADR2 (731:731:1241)(731:731:1241))
          (PORT ADR1 (354:354:637)(354:354:637))
          (PORT ADR0 (385:385:647)(385:385:647))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n0q_m_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (301:301:577)(301:301:577))
          (PORT ADR0 (750:750:1263)(750:750:1263))
          (PORT ADR2 (717:717:1214)(717:717:1214))
          (PORT ADR4 (559:559:997)(559:559:997))
          (PORT ADR1 (357:357:589)(357:357:589))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd9_xor\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (301:301:577)(301:301:577))
          (PORT ADR0 (750:750:1263)(750:750:1263))
          (PORT ADR2 (717:717:1214)(717:717:1214))
          (PORT ADR4 (559:559:997)(559:559:997))
          (PORT ADR1 (357:357:589)(357:357:589))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/n1q_m_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0236_xor\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (387:387:625)(387:387:625))
          (PORT ADR4 (299:299:562)(299:299:562))
          (PORT ADR3 (331:331:601)(331:331:601))
          (PORT ADR2 (396:396:713)(396:396:713))
          (PORT ADR0 (409:409:711)(409:409:711))
          (PORT ADR5 (245:245:475)(245:245:475))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT84)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (782:782:1343)(782:782:1343))
          (PORT ADR3 (204:204:415)(204:204:415))
          (PORT ADR4 (55:55:204)(55:55:204))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT83)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (352:352:595)(352:352:595))
          (PORT ADR0 (337:337:610)(337:337:610))
          (PORT ADR2 (167:167:314)(167:167:314))
          (PORT ADR5 (314:314:530)(314:314:530))
          (PORT ADR3 (121:121:362)(121:121:362))
          (PORT ADR4 (229:229:434)(229:229:434))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_sub_41_OUT_lut\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (238:238:436)(238:238:436))
          (PORT ADR5 (284:284:526)(284:284:526))
          (PORT ADR3 (382:382:705)(382:382:705))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT10421)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (220:220:426)(220:220:426))
          (PORT ADR2 (258:258:493)(258:258:493))
          (PORT ADR5 (429:429:784)(429:429:784))
          (PORT ADR0 (419:419:697)(419:419:697))
          (PORT ADR4 (56:56:185)(56:56:185))
          (PORT ADR1 (407:407:645)(407:407:645))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_add_50_OUT_cy\<0\>2\/HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_add_50_OUT_cy\<0\>2_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_add_50_OUT_cy\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (250:250:449)(250:250:449))
          (PORT ADR3 (778:778:1322)(778:778:1322))
          (PORT ADR2 (255:255:480)(255:255:480))
          (PORT ADR1 (519:519:831)(519:519:831))
          (PORT ADR5 (149:149:330)(149:149:330))
          (PORT ADR4 (358:358:677)(358:358:677))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT81_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (291:291:517)(291:291:517))
          (PORT ADR0 (619:619:1026)(619:619:1026))
          (PORT ADR3 (607:607:1152)(607:607:1152))
          (PORT ADR4 (356:356:661)(356:356:661))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR1 (369:369:627)(369:369:627))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0233_lut\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (616:616:1033)(616:616:1033))
          (PORT ADR3 (416:416:751)(416:416:751))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/decision3_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (205:205:365)(205:205:365))
          (PORT ADR1 (616:616:1033)(616:616:1033))
          (PORT ADR3 (416:416:751)(416:416:751))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/decision3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (734:734:1206)(734:734:1206))
          (PORT ADR5 (391:391:709)(391:391:709))
          (PORT ADR0 (630:630:1072)(630:630:1072))
          (PORT ADR4 (413:413:740)(413:413:740))
          (PORT ADR2 (149:149:326)(149:149:326))
          (PORT ADR3 (401:401:723)(401:401:723))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Msub_n0233_cy\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (617:617:1037)(617:617:1037))
          (PORT ADR5 (411:411:765)(411:411:765))
          (PORT ADR3 (484:484:826)(484:484:826))
          (PORT ADR4 (455:455:838)(455:455:838))
          (PORT ADR1 (728:728:1191)(728:728:1191))
          (PORT ADR0 (764:764:1264)(764:764:1264))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<3\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (433:433:759)(433:433:759))
          (PORT ADR5 (282:282:524)(282:282:524))
          (PORT ADR1 (570:570:897)(570:570:897))
          (PORT ADR4 (438:438:800)(438:438:800))
          (PORT ADR3 (498:498:871)(498:498:871))
          (PORT ADR0 (1216:1216:1937)(1216:1216:1937))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd5\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd5_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<1\>4_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (295:295:510)(295:295:510))
          (PORT ADR4 (702:702:1137)(702:702:1137))
          (PORT ADR0 (424:424:762)(424:424:762))
          (PORT ADR5 (540:540:900)(540:540:900))
          (PORT ADR3 (238:238:451)(238:238:451))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/_n1032\<1\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (591:591:985)(591:591:985))
          (PORT ADR1 (752:752:1239)(752:752:1239))
          (PORT ADR4 (613:613:967)(613:613:967))
          (PORT ADR3 (498:498:890)(498:498:890))
          (PORT ADR0 (497:497:835)(497:497:835))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (651:798:1104)(651:798:1104))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd5\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (217:217:371)(217:217:371))
          (PORT ADR1 (1316:1316:2117)(1316:1316:2117))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (856:856:1393)(856:856:1393))
          (PORT ADR3 (246:246:493)(246:246:493))
          (PORT ADR2 (1549:1549:2292)(1549:1549:2292))
          (PORT ADR4 (217:217:371)(217:217:371))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (451:451:802)(451:451:802))
          (PORT ADR2 (312:312:533)(312:312:533))
          (PORT ADR0 (573:573:1157)(573:573:1157))
          (PORT ADR4 (583:583:938)(583:583:938))
          (PORT ADR1 (1082:1082:1636)(1082:1082:1636))
          (PORT ADR3 (616:616:974)(616:616:974))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (927:1074:1459)(927:1074:1459))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<1\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (818:818:1383)(818:818:1383))
          (PORT ADR0 (525:525:877)(525:525:877))
          (PORT ADR3 (261:261:467)(261:261:467))
          (PORT ADR5 (419:419:737)(419:419:737))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (835:1024:1327)(835:1024:1327))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd12\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (40:40:142)(40:40:142))
          (PORT ADR2 (579:579:978)(579:579:978))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (239:239:500)(239:239:500))
          (PORT ADR5 (424:424:780)(424:424:780))
          (PORT ADR0 (935:935:1507)(935:935:1507))
          (PORT ADR1 (640:640:1038)(640:640:1038))
          (PORT ADR2 (1393:1393:2209)(1393:1393:2209))
          (PORT ADR4 (210:210:415)(210:210:415))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd21\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd21_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (467:614:863)(467:614:863))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd21\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (224:224:378)(224:224:378))
          (PORT ADR3 (224:224:456)(224:224:456))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd22\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (266:266:467)(266:266:467))
          (PORT ADR3 (224:224:456)(224:224:456))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd17\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd17_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd17\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd17_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2069:2258:3294)(2069:2258:3294))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd17\-In21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (759:759:1229)(759:759:1229))
          (PORT ADR0 (700:700:1178)(700:700:1178))
          (PORT ADR3 (850:850:1311)(850:850:1311))
          (PORT ADR4 (216:216:408)(216:216:408))
          (PORT ADR2 (962:962:1545)(962:962:1545))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd4\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (759:759:1229)(759:759:1229))
          (PORT ADR0 (700:700:1178)(700:700:1178))
          (PORT ADR3 (850:850:1311)(850:850:1311))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2058:2168:3204)(2058:2168:3204))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1858_inv11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (615:615:996)(615:615:996))
          (PORT ADR1 (283:283:460)(283:283:460))
          (PORT ADR4 (1676:1676:2591)(1676:1676:2591))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd16\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (463:463:853)(463:463:853))
          (PORT ADR0 (615:615:996)(615:615:996))
          (PORT ADR1 (283:283:460)(283:283:460))
          (PORT ADR4 (1676:1676:2591)(1676:1676:2591))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2064:2164:3200)(2064:2164:3200))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2068:2214:3250)(2068:2214:3250))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd15\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (106:106:335)(106:106:335))
          (PORT ADR1 (1968:1968:3000)(1968:1968:3000))
          (PORT ADR4 (89:89:214)(89:89:214))
          (PORT ADR2 (2089:2089:3347)(2089:2089:3347))
          (PORT ADR0 (2244:2244:3533)(2244:2244:3533))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_PWR_48_o_Mux_242_o1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (863:863:1363)(863:863:1363))
          (PORT ADR4 (972:972:1776)(972:972:1776))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_PWR_48_o_Mux_242_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (614:614:1044)(614:614:1044))
          (PORT ADR1 (751:751:1189)(751:751:1189))
          (PORT ADR3 (452:452:835)(452:452:835))
          (PORT ADR4 (197:197:394)(197:197:394))
          (PORT ADR2 (278:278:501)(278:278:501))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n2018_inv_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1102:1102:1770)(1102:1102:1770))
          (PORT ADR2 (288:288:493)(288:288:493))
          (PORT ADR1 (1178:1178:2004)(1178:1178:2004))
          (PORT ADR0 (398:398:662)(398:398:662))
          (PORT ADR4 (478:478:679)(478:478:679))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1922:2069:2855)(1922:2069:2855))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar6bgn\[11\]_LessThan_101_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (457:457:749)(457:457:749))
          (PORT ADR1 (468:468:728)(468:468:728))
          (PORT ADR4 (353:353:662)(353:353:662))
          (PORT ADR2 (466:466:766)(466:466:766))
          (PORT ADR3 (361:361:650)(361:361:650))
          (PORT ADR5 (465:465:787)(465:465:787))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar6bgn\[11\]_LessThan_101_o12)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (522:522:920)(522:522:920))
          (PORT ADR0 (545:545:877)(545:545:877))
          (PORT ADR1 (577:577:873)(577:577:873))
          (PORT ADR2 (595:595:991)(595:595:991))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR4 (362:362:631)(362:362:631))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar16bgn\[11\]_LessThan_75_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (335:335:624)(335:335:624))
          (PORT ADR0 (536:536:879)(536:536:879))
          (PORT ADR1 (562:562:922)(562:562:922))
          (PORT ADR2 (536:536:917)(536:536:917))
          (PORT ADR3 (380:380:740)(380:380:740))
          (PORT ADR4 (385:385:669)(385:385:669))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar15bgn\[11\]_i_hcnt\[11\]_AND_29_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (201:201:494)(201:201:494))
          (PORT ADR5 (352:352:577)(352:352:577))
          (PORT ADR2 (444:444:755)(444:444:755))
          (PORT ADR0 (363:363:597)(363:363:597))
          (PORT ADR1 (582:582:931)(582:582:931))
          (PORT ADR4 (189:189:384)(189:189:384))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n02994111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (358:358:604)(358:358:604))
          (PORT ADR0 (373:373:628)(373:373:628))
          (PORT ADR3 (440:440:778)(440:440:778))
          (PORT ADR5 (133:133:305)(133:133:305))
          (PORT ADR2 (413:413:691)(413:413:691))
          (PORT ADR4 (87:87:209)(87:87:209))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429103)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (452:452:818)(452:452:818))
          (PORT ADR1 (807:807:1318)(807:807:1318))
          (PORT ADR2 (1098:1098:1615)(1098:1098:1615))
          (PORT ADR0 (791:791:1304)(791:791:1304))
          (PORT ADR3 (658:658:1183)(658:658:1183))
          (PORT ADR5 (409:409:753)(409:409:753))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_b\<3\>\/HDMI\/clrbar\/o_b\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1103:1292:1851)(1103:1292:1851))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429104)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (935:935:1489)(935:935:1489))
          (PORT ADR5 (129:129:316)(129:129:316))
          (PORT ADR3 (195:195:396)(195:195:396))
          (PORT ADR4 (146:146:370)(146:146:370))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042911_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (769:769:1280)(769:769:1280))
          (PORT ADR3 (205:205:495)(205:205:495))
          (PORT ADR1 (524:524:773)(524:524:773))
          (PORT ADR2 (167:167:314)(167:167:314))
          (PORT ADR4 (166:166:344)(166:166:344))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n042912_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (769:769:1280)(769:769:1280))
          (PORT ADR3 (205:205:495)(205:205:495))
          (PORT ADR2 (167:167:314)(167:167:314))
          (PORT ADR4 (166:166:344)(166:166:344))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1102:1248:1807)(1102:1248:1807))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042911)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (687:687:1103)(687:687:1103))
          (PORT ADR3 (98:98:327)(98:98:327))
          (PORT ADR1 (762:762:1186)(762:762:1186))
          (PORT ADR5 (595:595:1029)(595:595:1029))
          (PORT ADR2 (154:154:305)(154:154:305))
          (PORT ADR4 (76:76:225)(76:76:225))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1099:1246:1805)(1099:1246:1805))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-73:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042912)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (789:789:1336)(789:789:1336))
          (PORT ADR2 (322:322:711)(322:322:711))
          (PORT ADR5 (129:129:316)(129:129:316))
          (PORT ADR4 (650:650:1098)(650:650:1098))
          (PORT ADR1 (390:390:610)(390:390:610))
          (PORT ADR0 (260:260:469)(260:260:469))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<7\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (552:552:942)(552:552:942))
          (PORT ADR0 (458:458:808)(458:458:808))
          (PORT ADR4 (173:173:412)(173:173:412))
          (PORT ADR3 (233:233:408)(233:233:408))
          (PORT ADR5 (410:410:751)(410:410:751))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<3\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (504:504:867)(504:504:867))
          (PORT ADR5 (441:441:826)(441:441:826))
          (PORT ADR4 (396:396:755)(396:396:755))
          (PORT ADR3 (492:492:944)(492:492:944))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/q_m_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_q_m\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (637:637:1046)(637:637:1046))
          (PORT ADR1 (534:534:827)(534:534:827))
          (PORT ADR5 (269:269:548)(269:269:548))
          (PORT ADR4 (195:195:364)(195:195:364))
          (PORT ADR3 (498:498:960)(498:498:960))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/ADDERTREE_INTERNAL_Madd9_lut\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (365:365:635)(365:365:635))
          (PORT ADR3 (612:612:1104)(612:612:1104))
          (PORT ADR1 (499:499:798)(499:499:798))
          (PORT ADR5 (123:123:310)(123:123:310))
          (PORT ADR2 (173:173:316)(173:173:316))
          (PORT ADR4 (83:83:205)(83:83:205))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/dout\<8\>\/HDMI\/enc0\/encr\/dout\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1846:2035:3089)(1846:2035:3089))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2055:2055:3342)(2055:2055:3342))
          (PORT ADR2 (562:562:976)(562:562:976))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (697:697:1129)(697:697:1129))
          (PORT ADR4 (444:444:849)(444:444:849))
          (PORT ADR0 (499:499:878)(499:499:878))
          (PORT ADR3 (2055:2055:3342)(2055:2055:3342))
          (PORT ADR2 (562:562:976)(562:562:976))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (1835:1945:2999)(1835:1945:2999))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1852:2011:3065)(1852:2011:3065))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2001:2001:3271)(2001:2001:3271))
          (PORT ADR5 (405:405:758)(405:405:758))
          (PORT ADR2 (534:534:950)(534:534:950))
          (PORT ADR1 (348:348:650)(348:348:650))
          (PORT ADR0 (574:574:961)(574:574:961))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1845:1991:3045)(1845:1991:3045))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2017:2017:3298)(2017:2017:3298))
          (PORT ADR3 (493:493:967)(493:493:967))
          (PORT ADR0 (647:647:1080)(647:647:1080))
          (PORT ADR5 (392:392:743)(392:392:743))
          (PORT ADR1 (591:591:980)(591:591:980))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/dout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1842:1989:3043)(1842:1989:3043))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_c1_reg_decision3_mux_54_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (403:403:700)(403:403:700))
          (PORT ADR1 (650:650:1077)(650:650:1077))
          (PORT ADR5 (407:407:778)(407:407:778))
          (PORT ADR0 (494:494:851)(494:494:851))
          (PORT ADR3 (2056:2056:3380)(2056:2056:3380))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_sub_43_OUT_lut\<2\>\/HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_sub_43_OUT_lut\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Madd_cnt\[4\]_GND_23_o_sub_43_OUT_lut\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (431:431:683)(431:431:683))
          (PORT ADR3 (368:368:700)(368:368:700))
          (PORT ADR0 (520:520:845)(520:520:845))
          (PORT ADR2 (438:438:751)(438:438:751))
          (PORT ADR4 (468:468:762)(468:468:762))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (431:431:683)(431:431:683))
          (PORT ADR3 (368:368:700)(368:368:700))
          (PORT ADR0 (520:520:845)(520:520:845))
          (PORT ADR2 (438:438:751)(438:438:751))
          (PORT ADR4 (468:468:762)(468:468:762))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (779:779:1328)(779:779:1328))
          (PORT ADR1 (387:387:600)(387:387:600))
          (PORT ADR0 (388:388:677)(388:388:677))
          (PORT ADR4 (146:146:370)(146:146:370))
          (PORT ADR2 (262:262:477)(262:262:477))
          (PORT ADR5 (252:252:526)(252:252:526))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/cnt_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2157:2316:3553)(2157:2316:3553))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT102)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2240:2240:3676)(2240:2240:3676))
          (PORT ADR0 (395:395:654)(395:395:654))
          (PORT ADR3 (226:226:469)(226:226:469))
          (PORT ADR5 (127:127:332)(127:127:332))
          (PORT ADR2 (305:305:537)(305:305:537))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encr\/cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2150:2296:3533)(2150:2296:3533))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT85)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2294:2294:3839)(2294:2294:3839))
          (PORT ADR2 (307:307:534)(307:307:534))
          (PORT ADR4 (87:87:212)(87:87:212))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR1 (350:350:599)(350:350:599))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encr\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (181:181:388)(181:181:388))
          (PORT ADR0 (357:357:627)(357:357:627))
          (PORT ADR5 (160:160:344)(160:160:344))
          (PORT ADR1 (523:523:819)(523:523:819))
          (PORT ADR4 (446:446:778)(446:446:778))
          (PORT ADR2 (316:316:538)(316:316:538))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2226:2356:3414)(2226:2356:3414))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2178:2339:3397)(2178:2339:3397))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/DRP_CS\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/DRP_CS_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_nextstate\[2\]_nextstate\[2\]_OR_139_o_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (220:220:429)(220:220:429))
          (PORT ADR2 (284:284:548)(284:284:548))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd7\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (361:361:668)(361:361:668))
          (PORT ADR4 (220:220:429)(220:220:429))
          (PORT ADR2 (284:284:548)(284:284:548))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/DRP_CS)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_nextstate\[2\]_nextstate\[2\]_OR_139_o)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (136:136:302)(136:136:302))
          (PORT ADR0 (502:502:855)(502:502:855))
          (PORT ADR4 (62:62:222)(62:62:222))
          (PORT ADR2 (283:283:516)(283:283:516))
          (PORT ADR3 (350:350:622)(350:350:622))
          (PORT ADR1 (351:351:604)(351:351:604))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (2544:2701:3978)(2544:2701:3978))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:185:185)(60:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd8\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (79:79:207)(79:79:207))
          (PORT ADR3 (542:542:869)(542:542:869))
          (PORT ADR2 (422:422:716)(422:422:716))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2582:2712:3989)(2582:2712:3989))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd7\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (236:236:464)(236:236:464))
          (PORT ADR0 (481:481:841)(481:481:841))
          (PORT ADR2 (523:523:971)(523:523:971))
          (PORT ADR3 (212:212:458)(212:212:458))
          (PORT ADR4 (462:462:788)(462:462:788))
          (PORT ADR5 (145:145:311)(145:145:311))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2534:2695:3972)(2534:2695:3972))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/hbar12bgn\[11\]_i_hcnt\[11\]_AND_26_o\/HDMI\/clrbar\/hbar12bgn\[11\]_i_hcnt\[11\]_AND_26_o_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/clrbar\/hbar13bgn\[11\]_i_hcnt\[11\]_AND_27_o2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (289:289:563)(289:289:563))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar13bgn\[11\]_i_hcnt\[11\]_AND_27_o2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (458:458:715)(458:458:715))
          (PORT ADR5 (177:177:358)(177:177:358))
          (PORT ADR0 (573:573:899)(573:573:899))
          (PORT ADR4 (271:271:469)(271:271:469))
          (PORT ADR1 (465:465:737)(465:465:737))
          (PORT ADR3 (308:308:547)(308:308:547))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar13bgn\[11\]_i_hcnt\[11\]_AND_27_o2_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (177:177:358)(177:177:358))
          (PORT ADR4 (256:256:460)(256:256:460))
          (PORT ADR3 (335:335:541)(335:335:541))
          (PORT ADR2 (371:371:586)(371:371:586))
          (PORT ADR0 (420:420:708)(420:420:708))
          (PORT ADR1 (411:411:669)(411:411:669))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/hbar12bgn\[11\]_i_hcnt\[11\]_AND_26_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:411)(203:203:411))
          (PORT ADR2 (368:368:640)(368:368:640))
          (PORT ADR0 (419:419:715)(419:419:715))
          (PORT ADR1 (397:397:704)(397:397:704))
          (PORT ADR3 (309:309:543)(309:309:543))
          (PORT ADR5 (20:20:128)(20:20:128))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_hcnt\[11\]_hbar4bgn\[11\]_LessThan_97_o21)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (269:269:514)(269:269:514))
          (PORT ADR1 (444:444:709)(444:444:709))
          (PORT ADR0 (715:715:1183)(715:715:1183))
          (PORT ADR3 (391:391:716)(391:391:716))
          (PORT ADR4 (337:337:646)(337:337:646))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429422\/HDMI\/clrbar\/Mmux__n0429422_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429422\/HDMI\/clrbar\/Mmux__n0429422_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04294221)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (414:414:715)(414:414:715))
          (PORT ADR0 (944:944:1564)(944:944:1564))
          (PORT ADR4 (73:73:201)(73:73:201))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n042912111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (648:648:1137)(648:648:1137))
          (PORT ADR1 (1348:1348:2011)(1348:1348:2011))
          (PORT ADR0 (944:944:1564)(944:944:1564))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042931)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (681:681:1137)(681:681:1137))
          (PORT ADR4 (728:728:1267)(728:728:1267))
          (PORT ADR0 (255:255:470)(255:255:470))
          (PORT ADR1 (739:739:1244)(739:739:1244))
          (PORT ADR5 (1098:1098:1667)(1098:1098:1667))
          (PORT ADR2 (680:680:1159)(680:680:1159))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Madd_o_b\[7\]_GND_21_o_add_153_OUT_cy\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (352:352:659)(352:352:659))
          (PORT ADR4 (434:434:790)(434:434:790))
          (PORT ADR0 (409:409:915)(409:409:915))
          (PORT ADR2 (435:435:748)(435:435:748))
          (PORT ADR3 (267:267:501)(267:267:501))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/o_b\[7\]_PWR_21_o_equal_153_o\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (352:352:659)(352:352:659))
          (PORT ADR4 (434:434:790)(434:434:790))
          (PORT ADR3 (267:267:501)(267:267:501))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/o_b\[7\]_PWR_21_o_equal_153_o\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (285:285:504)(285:285:504))
          (PORT ADR4 (205:205:438)(205:205:438))
          (PORT ADR1 (512:512:883)(512:512:883))
          (PORT ADR0 (409:409:657)(409:409:657))
          (PORT ADR3 (355:355:642)(355:355:642))
          (PORT ADR2 (152:152:333)(152:152:333))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<29\>\/HDMI\/enc0\/pixel2x\/dataint\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/pixel2x\/dataint\<29\>\/HDMI\/enc0\/pixel2x\/dataint\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:142)(6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:52)(85:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:166)(-20:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:166)(-20:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:56)(102:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:56)(102:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:150)(4:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I (39:100:100)(39:100:100))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:29)(115:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:134)(8:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:134)(8:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (50:92:92)(50:92:92))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:24)(124:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:24)(124:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-93)(304:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:87)(181:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:167)(137:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:180)(66:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY\<6\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1041:1171:1787)(1041:1171:1787))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1898:2087:3013)(1898:2087:3013))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n169021)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (505:505:846)(505:505:846))
          (PORT ADR0 (1551:1551:2393)(1551:1551:2393))
          (PORT ADR2 (494:494:877)(494:494:877))
          (PORT ADR4 (57:57:217)(57:57:217))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n169032)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (358:358:655)(358:358:655))
          (PORT ADR0 (1551:1551:2393)(1551:1551:2393))
          (PORT ADR2 (494:494:877)(494:494:877))
          (PORT ADR4 (57:57:217)(57:57:217))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1071:1218:1834)(1071:1218:1834))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1887:1997:2923)(1887:1997:2923))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (355:355:731)(355:355:731))
          (PORT ADR2 (657:657:1049)(657:657:1049))
          (PORT ADR1 (493:493:835)(493:493:835))
          (PORT ADR5 (211:211:447)(211:211:447))
          (PORT ADR0 (1199:1199:1846)(1199:1199:1846))
          (PORT ADR4 (956:956:1529)(956:956:1529))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>3\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>3_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\<2\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (566:566:1010)(566:566:1010))
          (PORT ADR0 (484:484:812)(484:484:812))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1566_inv1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (493:493:867)(493:493:867))
          (PORT ADR2 (1072:1072:1732)(1072:1072:1732))
          (PORT ADR3 (566:566:1010)(566:566:1010))
          (PORT ADR0 (484:484:812)(484:484:812))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In71)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (291:291:551)(291:291:551))
          (PORT ADR0 (2250:2250:3478)(2250:2250:3478))
          (PORT ADR4 (2377:2377:3892)(2377:2377:3892))
          (PORT ADR3 (2503:2503:4004)(2503:2503:4004))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state\[2\]_sync_rst_AND_72_o_inv\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state\[2\]_sync_rst_AND_72_o_inv_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state\[2\]_sync_rst_AND_72_o_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2217:2217:3350)(2217:2217:3350))
          (PORT ADR3 (322:322:618)(322:322:618))
          (PORT ADR0 (613:613:1050)(613:613:1050))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd18_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (317:317:530)(317:317:530))
          (PORT ADR4 (1123:1123:1791)(1123:1123:1791))
          (PORT ADR1 (2217:2217:3350)(2217:2217:3350))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd3\-In\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd3\-In_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2326:2473:3649)(2326:2473:3649))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd5\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (519:519:874)(519:519:874))
          (PORT ADR3 (343:343:654)(343:343:654))
          (PORT ADR1 (510:510:788)(510:510:788))
          (PORT ADR2 (269:269:474)(269:269:474))
          (PORT ADR4 (234:234:430)(234:234:430))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd4_rstpot_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (343:343:654)(343:343:654))
          (PORT ADR2 (269:269:474)(269:269:474))
          (PORT ADR4 (234:234:430)(234:234:430))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/nextstate\[2\]_PWR_50_o_equal_31_o\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/nextstate\[2\]_PWR_50_o_equal_31_o_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (519:519:840)(519:519:840))
          (PORT ADR2 (307:307:531)(307:307:531))
          (PORT ADR1 (263:263:442)(263:263:442))
          (PORT ADR4 (187:187:424)(187:187:424))
          (PORT ADR3 (317:317:576)(317:317:576))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/Mcount_bit_cnt_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (307:307:531)(307:307:531))
          (PORT ADR1 (263:263:442)(263:263:442))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (576:686:959)(576:686:959))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/clrbar\/o_b\<6\>\/HDMI\/clrbar\/o_b\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (305:305:576)(305:305:576))
          (PORT ADR0 (400:400:645)(400:400:645))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/clrbar\/Mmux__n0429140_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:246)(109:109:246))
          (PORT ADR1 (523:523:880)(523:523:880))
          (PORT ADR4 (305:305:576)(305:305:576))
          (PORT ADR0 (400:400:645)(400:400:645))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (592:592:985)(592:592:985))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR3 (211:211:495)(211:211:495))
          (PORT ADR4 (206:206:396)(206:206:396))
          (PORT ADR0 (406:406:659)(406:406:659))
          (PORT ADR2 (271:271:497)(271:271:497))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042941)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (542:542:988)(542:542:988))
          (PORT ADR1 (640:640:1080)(640:640:1080))
          (PORT ADR0 (272:272:436)(272:272:436))
          (PORT ADR4 (71:71:202)(71:71:202))
          (PORT ADR3 (354:354:694)(354:354:694))
          (PORT ADR2 (154:154:305)(154:154:305))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/o_b_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1206:1353:1991)(1206:1353:1991))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:253)(299:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n042943)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (753:753:1170)(753:753:1170))
          (PORT ADR5 (548:548:981)(548:548:981))
          (PORT ADR2 (1236:1236:1840)(1236:1236:1840))
          (PORT ADR1 (932:932:1519)(932:932:1519))
          (PORT ADR0 (775:775:1304)(775:775:1304))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Inc_Dec_REFRSH_Flag\[2\]_GND_47_o_equal_233_o\<2\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2674:2674:4238)(2674:2674:4238))
          (PORT ADR3 (381:381:707)(381:381:707))
          (PORT ADR1 (501:501:877)(501:501:877))
          (PORT ADR5 (278:278:535)(278:278:535))
          (PORT ADR4 (343:343:647)(343:343:647))
          (PORT ADR0 (535:535:917)(535:535:917))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Inc_Dec_REFRSH_Flag\[2\]_GND_47_o_equal_233_o\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (488:488:870)(488:488:870))
          (PORT ADR2 (428:428:757)(428:428:757))
          (PORT ADR1 (345:345:592)(345:345:592))
          (PORT ADR0 (526:526:904)(526:526:904))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR4 (40:40:169)(40:40:169))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Inc_Dec_REFRSH_Flag\[2\]_GND_47_o_equal_233_o\<2\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2669:2669:4204)(2669:2669:4204))
          (PORT ADR1 (523:523:866)(523:523:866))
          (PORT ADR3 (500:500:869)(500:500:869))
          (PORT ADR5 (278:278:535)(278:278:535))
          (PORT ADR4 (345:345:643)(345:345:643))
          (PORT ADR0 (662:662:1067)(662:662:1067))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt\<0\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt\<0\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd6\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (451:451:775)(451:451:775))
          (PORT ADR3 (122:122:253)(122:122:253))
          (PORT ADR4 (180:180:417)(180:180:417))
          (PORT ADR1 (277:277:456)(277:277:456))
          (PORT ADR2 (284:284:508)(284:284:508))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/Mcount_bit_cnt_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (122:122:253)(122:122:253))
          (PORT ADR4 (180:180:417)(180:180:417))
          (PORT ADR1 (277:277:456)(277:277:456))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (610:720:1005)(610:720:1005))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (620:766:1051)(620:766:1051))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/Mcount_bit_cnt_xor\<0\>11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:209)(84:84:209))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Reset_OR_DriverANDClockEnable1021)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2592:2592:4195)(2592:2592:4195))
          (PORT ADR5 (438:438:779)(438:438:779))
          (PORT ADR2 (450:450:747)(450:450:747))
          (PORT ADR0 (533:533:898)(533:533:898))
          (PORT ADR3 (314:314:600)(314:314:600))
          (PORT ADR1 (255:255:450)(255:255:450))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Dec_Flag13)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (170:170:378)(170:170:378))
          (PORT ADR5 (408:408:721)(408:408:721))
          (PORT ADR1 (337:337:644)(337:337:644))
          (PORT ADR2 (693:693:1220)(693:693:1220))
          (PORT ADR3 (241:241:478)(241:241:478))
          (PORT ADR0 (367:367:663)(367:367:663))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Dec_Flag15)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (385:385:733)(385:385:733))
          (PORT ADR0 (424:424:710)(424:424:710))
          (PORT ADR2 (414:414:717)(414:414:717))
          (PORT ADR1 (398:398:669)(398:398:669))
          (PORT ADR4 (68:68:228)(68:68:228))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL\<5\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (880:1029:1547)(880:1029:1547))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2194:2360:3562)(2194:2360:3562))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0773_xor\<8\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1051:1051:1611)(1051:1051:1611))
          (PORT ADR1 (1094:1094:1749)(1094:1094:1749))
          (PORT ADR3 (241:241:448)(241:241:448))
          (PORT ADR2 (792:792:1260)(792:792:1260))
          (PORT ADR4 (597:597:966)(597:597:966))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0773_xor\<7\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1051:1051:1611)(1051:1051:1611))
          (PORT ADR1 (1094:1094:1749)(1094:1094:1749))
          (PORT ADR3 (241:241:448)(241:241:448))
          (PORT ADR2 (792:792:1260)(792:792:1260))
          (PORT ADR4 (597:597:966)(597:597:966))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (884:1033:1551)(884:1033:1551))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2195:2352:3554)(2195:2352:3554))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (886:1014:1532)(886:1014:1532))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2233:2363:3565)(2233:2363:3565))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0773_xor\<6\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1076:1076:1752)(1076:1076:1752))
          (PORT ADR5 (515:515:869)(515:515:869))
          (PORT ADR2 (177:177:379)(177:177:379))
          (PORT ADR4 (581:581:957)(581:581:957))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (896:1069:1587)(896:1069:1587))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2185:2346:3548)(2185:2346:3548))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0773_xor\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (515:515:869)(515:515:869))
          (PORT ADR4 (592:592:993)(592:592:993))
          (PORT ADR2 (1054:1054:1649)(1054:1054:1649))
          (PORT ADR0 (1165:1165:1809)(1165:1165:1809))
          (PORT ADR3 (808:808:1294)(808:808:1294))
          (PORT ADR1 (919:919:1454)(919:919:1454))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_Dyn_Cal_Done\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_Dyn_Cal_Done_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_Dyn_Cal_Done)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2233:2399:3559)(2233:2399:3559))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_Dyn_Cal_Done_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (403:403:688)(403:403:688))
          (PORT ADR0 (275:275:490)(275:275:490))
          (PORT ADR3 (625:625:1046)(625:625:1046))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR2 (582:582:953)(582:582:953))
          (PORT ADR4 (357:357:637)(357:357:637))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1311_inv11_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1074:1074:1724)(1074:1074:1724))
          (PORT ADR2 (845:845:1376)(845:845:1376))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1633_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (878:878:1474)(878:878:1474))
          (PORT ADR1 (650:650:1109)(650:650:1109))
          (PORT ADR0 (1074:1074:1724)(1074:1074:1724))
          (PORT ADR2 (845:845:1376)(845:845:1376))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (2224:2385:3545)(2224:2385:3545))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1538:1538:2419)(1538:1538:2419))
          (PORT ADR3 (250:250:458)(250:250:458))
          (PORT ADR5 (314:314:635)(314:314:635))
          (PORT ADR2 (162:162:343)(162:162:343))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N0\/N0_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/GND_21_o_GND_21_o_mux_54_OUT\<1\>_inv_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (543:543:910)(543:543:910))
          (PORT ADR1 (811:811:1264)(811:811:1264))
          (PORT ADR5 (387:387:652)(387:387:652))
          (PORT ADR2 (604:604:948)(604:604:948))
          (PORT ADR4 (521:521:847)(521:521:847))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_cy\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux_GND_21_o_GND_21_o_mux_54_OUT1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (497:497:804)(497:497:804))
          (PORT ADR3 (585:585:919)(585:585:919))
          (PORT ADR1 (785:785:1221)(785:785:1221))
          (PORT ADR5 (387:387:652)(387:387:652))
          (PORT ADR0 (695:695:1108)(695:695:1108))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (406:406:695)(406:406:695))
          (PORT ADR3 (206:206:446)(206:206:446))
          (PORT ADR4 (356:356:627)(356:356:627))
          (PORT ADR1 (347:347:604)(347:347:604))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_hcount\[10\]_tc_hesync\[10\]_LessThan_16_o_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (406:406:695)(406:406:695))
          (PORT ADR3 (206:206:446)(206:206:446))
          (PORT ADR4 (356:356:627)(356:356:627))
          (PORT ADR1 (347:347:604)(347:347:604))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/n1d\<3\>\/HDMI\/enc0\/encb\/n1d\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (83:83:205)(83:83:205))
          (PORT ADR0 (283:283:492)(283:283:492))
          (PORT ADR3 (114:114:277)(114:114:277))
          (PORT ADR2 (378:378:661)(378:378:661))
          (PORT ADR1 (276:276:472)(276:276:472))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/q_m\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (83:83:205)(83:83:205))
          (PORT ADR0 (283:283:492)(283:283:492))
          (PORT ADR3 (114:114:277)(114:114:277))
          (PORT ADR2 (378:378:661)(378:378:661))
          (PORT ADR1 (276:276:472)(276:276:472))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n1d_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd4_cy\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (171:171:341)(171:171:341))
          (PORT ADR4 (318:318:613)(318:318:613))
          (PORT ADR0 (253:253:468)(253:253:468))
          (PORT ADR1 (726:726:1210)(726:726:1210))
          (PORT ADR2 (463:463:763)(463:463:763))
          (PORT ADR3 (703:703:1167)(703:703:1167))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n1d_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:234)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd4_xor\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (302:302:540)(302:302:540))
          (PORT ADR3 (372:372:697)(372:372:697))
          (PORT ADR5 (22:22:130)(22:22:130))
          (PORT ADR0 (734:734:1256)(734:734:1256))
          (PORT ADR1 (520:520:909)(520:520:909))
          (PORT ADR4 (623:623:1086)(623:623:1086))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd4_cy\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (672:672:1092)(672:672:1092))
          (PORT ADR0 (393:393:647)(393:393:647))
          (PORT ADR3 (510:510:881)(510:510:881))
          (PORT ADR5 (312:312:575)(312:312:575))
          (PORT ADR4 (355:355:672)(355:355:672))
          (PORT ADR1 (806:806:1329)(806:806:1329))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/sat\<15\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:433)(258:258:433))
          (PORT ADR2 (178:178:323)(178:178:323))
          (PORT ADR0 (385:385:630)(385:385:630))
          (PORT ADR4 (62:62:216)(62:62:216))
          (PORT ADR5 (248:248:452)(248:248:452))
          (PORT ADR3 (207:207:402)(207:207:402))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/sat\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (263:263:486)(263:263:486))
          (PORT ADR0 (345:345:586)(345:345:586))
          (PORT ADR4 (170:170:360)(170:170:360))
          (PORT ADR3 (210:210:491)(210:210:491))
          (PORT ADR1 (453:453:754)(453:453:754))
          (PORT ADR5 (136:136:314)(136:136:314))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw0\/debnced)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/sat\<15\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (98:98:327)(98:98:327))
          (PORT ADR0 (359:359:587)(359:359:587))
          (PORT ADR2 (274:274:495)(274:274:495))
          (PORT ADR4 (169:169:358)(169:169:358))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR1 (253:253:438)(253:253:438))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw0\/cntr_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/cntr_en_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (39:39:141)(39:39:141))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR3 (585:585:1005)(585:585:1005))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1681_inv11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (565:565:951)(565:565:951))
          (PORT ADR4 (319:319:588)(319:319:588))
          (PORT ADR0 (1290:1290:1979)(1290:1290:1979))
          (PORT ADR1 (390:390:633)(390:390:633))
          (PORT ADR5 (350:350:621)(350:350:621))
          (PORT ADR3 (105:105:316)(105:105:316))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Inc_Flag1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (517:517:983)(517:517:983))
          (PORT ADR1 (547:547:866)(547:547:866))
          (PORT ADR5 (122:122:309)(122:122:309))
          (PORT ADR4 (175:175:385)(175:175:385))
          (PORT ADR0 (365:365:614)(365:365:614))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (634:634:1051)(634:634:1051))
          (PORT ADR5 (190:190:368)(190:190:368))
          (PORT ADR4 (234:234:464)(234:234:464))
          (PORT ADR0 (337:337:596)(337:337:596))
          (PORT ADR3 (252:252:453)(252:252:453))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (709:709:1112)(709:709:1112))
          (PORT ADR3 (2506:2506:4048)(2506:2506:4048))
          (PORT ADR1 (438:438:693)(438:438:693))
          (PORT ADR0 (1304:1304:1980)(1304:1304:1980))
          (PORT ADR4 (527:527:885)(527:527:885))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (284:284:528)(284:284:528))
          (PORT ADR0 (633:633:1060)(633:633:1060))
          (PORT ADR2 (328:328:541)(328:328:541))
          (PORT ADR5 (25:25:133)(25:25:133))
          (PORT ADR4 (219:219:405)(219:219:405))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL\<6\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL\<6\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n1690621)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (930:930:1451)(930:930:1451))
          (PORT ADR2 (670:670:1067)(670:670:1067))
          (PORT ADR3 (807:807:1254)(807:807:1254))
          (PORT ADR0 (1156:1156:1797)(1156:1156:1797))
          (PORT ADR4 (851:851:1401)(851:851:1401))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0773_xor\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (930:930:1451)(930:930:1451))
          (PORT ADR2 (670:670:1067)(670:670:1067))
          (PORT ADR3 (807:807:1254)(807:807:1254))
          (PORT ADR0 (1156:1156:1797)(1156:1156:1797))
          (PORT ADR4 (851:851:1401)(851:851:1401))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (888:1036:1554)(888:1036:1554))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2231:2390:3592)(2231:2390:3592))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0773_cy\<8\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1079:1079:1680)(1079:1079:1680))
          (PORT ADR4 (574:574:935)(574:574:935))
          (PORT ADR3 (227:227:476)(227:227:476))
          (PORT ADR1 (753:753:1178)(753:753:1178))
          (PORT ADR2 (991:991:1606)(991:991:1606))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n1690312)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1079:1079:1680)(1079:1079:1680))
          (PORT ADR4 (574:574:935)(574:574:935))
          (PORT ADR3 (227:227:476)(227:227:476))
          (PORT ADR1 (753:753:1178)(753:753:1178))
          (PORT ADR2 (991:991:1606)(991:991:1606))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (887:1020:1538)(887:1020:1538))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2224:2370:3572)(2224:2370:3572))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (881:991:1509)(881:991:1509))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2221:2368:3570)(2221:2368:3570))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0773_xor\<3\>12)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (950:950:1483)(950:950:1483))
          (PORT ADR5 (590:590:970)(590:590:970))
          (PORT ADR0 (929:929:1460)(929:929:1460))
          (PORT ADR4 (843:843:1355)(843:843:1355))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (649:779:1090)(649:779:1090))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2366:2555:3779)(2366:2555:3779))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (655:803:1114)(655:803:1114))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2372:2531:3755)(2372:2531:3755))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:787:1098)(654:787:1098))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2365:2511:3735)(2365:2511:3735))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (648:758:1069)(648:758:1069))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2362:2509:3733)(2362:2509:3733))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (492:622:890)(492:622:890))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2490:2679:3967)(2490:2679:3967))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (498:646:914)(498:646:914))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2496:2655:3943)(2496:2655:3943))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (497:630:898)(497:630:898))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2489:2635:3923)(2489:2635:3923))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (491:601:869)(491:601:869))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2486:2633:3921)(2486:2633:3921))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (2094:2094:3270)(2094:2094:3270))
          (PORT ADR1 (398:398:663)(398:398:663))
          (PORT ADR3 (212:212:444)(212:212:444))
          (PORT ADR4 (483:483:854)(483:483:854))
          (PORT ADR0 (516:516:856)(516:516:856))
          (PORT ADR2 (413:413:705)(413:413:705))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/AddressPhase)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2495:2642:3852)(2495:2642:3852))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/Mmux_state\[2\]_AddressPhase_MUX_194_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (372:372:612)(372:372:612))
          (PORT ADR0 (624:624:1061)(624:624:1061))
          (PORT ADR2 (386:386:685)(386:386:685))
          (PORT ADR4 (206:206:360)(206:206:360))
          (PORT ADR5 (148:148:333)(148:148:333))
          (PORT ADR3 (230:230:477)(230:230:477))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/hsync\/HDMI\/hsync_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/hsync\/HDMI\/hsync_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_hsblnk\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (974:974:1519)(974:974:1519))
          (PORT ADR3 (837:837:1338)(837:837:1338))
          (PORT ADR2 (699:699:1083)(699:699:1083))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_hesync\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (974:974:1519)(974:974:1519))
          (PORT ADR3 (837:837:1338)(837:837:1338))
          (PORT ADR2 (699:699:1083)(699:699:1083))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_hesync\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (783:783:1267)(783:783:1267))
          (PORT ADR0 (871:871:1351)(871:871:1351))
          (PORT ADR3 (813:813:1388)(813:813:1388))
          (PORT ADR2 (671:671:1057)(671:671:1057))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_hesync\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (783:783:1267)(783:783:1267))
          (PORT ADR0 (871:871:1351)(871:871:1351))
          (PORT ADR3 (813:813:1388)(813:813:1388))
          (PORT ADR2 (671:671:1057)(671:671:1057))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/hsync)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (427:427:719)(427:427:719))
          (PORT ADR0 (522:522:768)(522:522:768))
          (PORT ADR5 (324:324:540)(324:324:540))
          (PORT ADR2 (255:255:488)(255:255:488))
          (PORT ADR1 (686:686:1102)(686:686:1102))
          (PORT ADR3 (108:108:337)(108:108:337))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/vbar1bgn\[11\]_i_vcnt\[11\]_AND_20_o_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (514:514:843)(514:514:843))
          (PORT ADR5 (455:455:761)(455:455:761))
          (PORT ADR3 (475:475:861)(475:475:861))
          (PORT ADR1 (804:804:1240)(804:804:1240))
          (PORT ADR0 (704:704:1072)(704:704:1072))
          (PORT ADR2 (594:594:918)(594:594:918))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/vbar1bgn\[11\]_i_vcnt\[11\]_AND_20_o_02)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (680:680:1044)(680:680:1044))
          (PORT ADR1 (827:827:1287)(827:827:1287))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR2 (599:599:940)(599:599:940))
          (PORT ADR5 (315:315:614)(315:315:614))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux__n04291371)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (533:533:915)(533:533:915))
          (PORT ADR4 (347:347:714)(347:347:714))
          (PORT ADR0 (643:643:1108)(643:643:1108))
          (PORT ADR1 (394:394:607)(394:394:607))
          (PORT ADR2 (526:526:911)(526:526:911))
          (PORT ADR5 (310:310:609)(310:310:609))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/i_vcnt\[11\]_vbar3bgn\[11\]_LessThan_51_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (470:470:759)(470:470:759))
          (PORT ADR0 (829:829:1231)(829:829:1231))
          (PORT ADR2 (696:696:1144)(696:696:1144))
          (PORT ADR3 (646:646:1152)(646:646:1152))
          (PORT ADR4 (609:609:1024)(609:609:1024))
          (PORT ADR1 (712:712:1072)(712:712:1072))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/Vregion_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (481:627:836)(481:627:836))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:242)(294:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:242)(294:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/GND_21_o_GND_21_o_mux_54_OUT\<1\>_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (713:713:1079)(713:713:1079))
          (PORT ADR4 (524:524:836)(524:524:836))
          (PORT ADR2 (245:245:460)(245:245:460))
          (PORT ADR5 (474:474:763)(474:474:763))
          (PORT ADR0 (814:814:1250)(814:814:1250))
          (PORT ADR3 (104:104:333)(104:104:333))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/clrbar\/Vregion_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (478:625:834)(478:625:834))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:242)(294:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:242)(294:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/clrbar\/Mmux_GND_21_o_GND_21_o_mux_54_OUT1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (708:708:1080)(708:708:1080))
          (PORT ADR5 (569:569:972)(569:569:972))
          (PORT ADR3 (664:664:1133)(664:664:1133))
          (PORT ADR4 (291:291:515)(291:291:515))
          (PORT ADR1 (261:261:443)(261:261:443))
          (PORT ADR2 (608:608:932)(608:608:932))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/n1d\<2\>\/HDMI\/enc0\/encb\/n1d\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd3_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (362:362:703)(362:362:703))
          (PORT ADR3 (519:519:851)(519:519:851))
          (PORT ADR2 (451:451:759)(451:451:759))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (362:362:703)(362:362:703))
          (PORT ADR3 (519:519:851)(519:519:851))
          (PORT ADR2 (451:451:759)(451:451:759))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n1d_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd4_xor\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (311:311:592)(311:311:592))
          (PORT ADR2 (149:149:302)(149:149:302))
          (PORT ADR0 (728:728:1210)(728:728:1210))
          (PORT ADR1 (550:550:884)(550:550:884))
          (PORT ADR3 (656:656:1195)(656:656:1195))
          (PORT ADR5 (149:149:293)(149:149:293))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n1d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd4_xor\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (259:259:444)(259:259:444))
          (PORT ADR3 (509:509:933)(509:509:933))
          (PORT ADR0 (552:552:877)(552:552:877))
          (PORT ADR2 (678:678:1086)(678:678:1086))
          (PORT ADR4 (353:353:641)(353:353:641))
          (PORT ADR5 (582:582:1018)(582:582:1018))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n0274\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (170:170:336)(170:170:336))
          (PORT ADR4 (388:388:669)(388:388:669))
          (PORT ADR1 (554:554:885)(554:554:885))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n0274\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (703:703:1100)(703:703:1100))
          (PORT ADR0 (436:436:700)(436:436:700))
          (PORT ADR5 (158:158:324)(158:158:324))
          (PORT ADR4 (384:384:658)(384:384:658))
          (PORT ADR1 (395:395:684)(395:395:684))
          (PORT ADR3 (113:113:278)(113:113:278))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (2059:2213:3354)(2059:2213:3354))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd8_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (297:297:501)(297:297:501))
          (PORT ADR0 (244:244:443)(244:244:443))
          (PORT ADR4 (330:330:575)(330:330:575))
          (PORT ADR3 (404:404:615)(404:404:615))
          (PORT ADR5 (317:317:510)(317:317:510))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<3\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (169:169:353)(169:169:353))
          (PORT ADR1 (369:369:612)(369:369:612))
          (PORT ADR4 (360:360:580)(360:360:580))
          (PORT ADR3 (502:502:898)(502:502:898))
          (PORT ADR2 (441:441:725)(441:441:725))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (395:395:672)(395:395:672))
          (PORT ADR0 (460:460:762)(460:460:762))
          (PORT ADR3 (289:289:524)(289:289:524))
          (PORT ADR5 (423:423:762)(423:423:762))
          (PORT ADR4 (239:239:437)(239:239:437))
          (PORT ADR2 (570:570:997)(570:570:997))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (213:213:405)(213:213:405))
          (PORT ADR5 (176:176:342)(176:176:342))
          (PORT ADR3 (366:366:610)(366:366:610))
          (PORT ADR1 (539:539:786)(539:539:786))
          (PORT ADR4 (188:188:375)(188:188:375))
          (PORT ADR0 (377:377:643)(377:377:643))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Inc_Flag2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (237:237:432)(237:237:432))
          (PORT ADR1 (379:379:622)(379:379:622))
          (PORT ADR4 (188:188:406)(188:188:406))
          (PORT ADR2 (313:313:522)(313:313:522))
          (PORT ADR0 (541:541:903)(541:541:903))
          (PORT ADR5 (200:200:366)(200:200:366))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Inc_Flag1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (395:395:635)(395:395:635))
          (PORT ADR3 (237:237:524)(237:237:524))
          (PORT ADR2 (308:308:517)(308:308:517))
          (PORT ADR5 (176:176:354)(176:176:354))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Inc_Flag1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (238:238:470)(238:238:470))
          (PORT ADR4 (207:207:387)(207:207:387))
          (PORT ADR2 (308:308:509)(308:308:509))
          (PORT ADR5 (176:176:354)(176:176:354))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY\<4\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (753:883:1264)(753:883:1264))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2282:2471:3662)(2282:2471:3662))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n169041)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (206:206:436)(206:206:436))
          (PORT ADR3 (247:247:478)(247:247:478))
          (PORT ADR1 (935:935:1520)(935:935:1520))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n169071)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (389:389:677)(389:389:677))
          (PORT ADR0 (674:674:1130)(674:674:1130))
          (PORT ADR1 (935:935:1520)(935:935:1520))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (783:930:1311)(783:930:1311))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (2271:2381:3572)(2271:2381:3572))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (759:907:1288)(759:907:1288))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2288:2447:3638)(2288:2447:3638))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n169051)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (601:601:955)(601:601:955))
          (PORT ADR3 (716:716:1275)(716:716:1275))
          (PORT ADR0 (387:387:646)(387:387:646))
          (PORT ADR5 (829:829:1379)(829:829:1379))
          (PORT ADR4 (542:542:903)(542:542:903))
          (PORT ADR2 (1018:1018:1624)(1018:1018:1624))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (758:891:1272)(758:891:1272))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2281:2427:3618)(2281:2427:3618))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n169061)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (407:407:647)(407:407:647))
          (PORT ADR4 (558:558:930)(558:558:930))
          (PORT ADR5 (642:642:1098)(642:642:1098))
          (PORT ADR2 (299:299:526)(299:299:526))
          (PORT ADR1 (1072:1072:1699)(1072:1072:1699))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (752:862:1243)(752:862:1243))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2278:2425:3616)(2278:2425:3616))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mmux__n169081)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (289:289:548)(289:289:548))
          (PORT ADR5 (776:776:1248)(776:776:1248))
          (PORT ADR2 (790:790:1264)(790:790:1264))
          (PORT ADR3 (991:991:1648)(991:991:1648))
          (PORT ADR1 (1045:1045:1591)(1045:1045:1591))
          (PORT ADR0 (934:934:1529)(934:934:1529))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2794:2794:4396)(2794:2794:4396))
          (PORT ADR4 (469:469:787)(469:469:787))
          (PORT ADR1 (392:392:649)(392:392:649))
          (PORT ADR2 (419:419:752)(419:419:752))
          (PORT ADR3 (661:661:1052)(661:661:1052))
          (PORT ADR5 (144:144:328)(144:144:328))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2402:2561:3812)(2402:2561:3812))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In7)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (683:683:1204)(683:683:1204))
          (PORT ADR4 (532:532:986)(532:532:986))
          (PORT ADR0 (980:980:1574)(980:980:1574))
          (PORT ADR1 (1015:1015:1615)(1015:1015:1615))
          (PORT ADR3 (218:218:505)(218:218:505))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>10\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>10_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_STATE\[5\]_GND_47_o_wide_mux_246_OUT\<5\>5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (809:809:1304)(809:809:1304))
          (PORT ADR0 (1176:1176:1934)(1176:1176:1934))
          (PORT ADR4 (304:304:586)(304:304:586))
          (PORT ADR2 (810:810:1306)(810:810:1306))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n02421_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (223:223:470)(223:223:470))
          (PORT ADR1 (809:809:1304)(809:809:1304))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1657:1846:2773)(1657:1846:2773))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1168:1168:1956)(1168:1168:1956))
          (PORT ADR0 (813:813:1284)(813:813:1284))
          (PORT ADR2 (591:591:961)(591:591:961))
          (PORT ADR1 (348:348:587)(348:348:587))
          (PORT ADR3 (512:512:804)(512:512:804))
          (PORT ADR5 (1156:1156:1879)(1156:1156:1879))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1663:1822:2749)(1663:1822:2749))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1364:1364:2242)(1364:1364:2242))
          (PORT ADR3 (490:490:865)(490:490:865))
          (PORT ADR5 (574:574:940)(574:574:940))
          (PORT ADR1 (674:674:1072)(674:674:1072))
          (PORT ADR4 (458:458:733)(458:458:733))
          (PORT ADR0 (1382:1382:2180)(1382:1382:2180))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1656:1802:2729)(1656:1802:2729))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1217:1217:2074)(1217:1217:2074))
          (PORT ADR1 (817:817:1260)(817:817:1260))
          (PORT ADR5 (436:436:763)(436:436:763))
          (PORT ADR0 (353:353:581)(353:353:581))
          (PORT ADR4 (474:474:760)(474:474:760))
          (PORT ADR2 (1294:1294:2060)(1294:1294:2060))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1653:1800:2727)(1653:1800:2727))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT12)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1267:1267:2038)(1267:1267:2038))
          (PORT ADR1 (819:819:1259)(819:819:1259))
          (PORT ADR3 (396:396:751)(396:396:751))
          (PORT ADR5 (113:113:279)(113:113:279))
          (PORT ADR4 (479:479:756)(479:479:756))
          (PORT ADR0 (1261:1261:2029)(1261:1261:2029))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1769:1958:2982)(1769:1958:2982))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1356:1356:2218)(1356:1356:2218))
          (PORT ADR1 (809:809:1248)(809:809:1248))
          (PORT ADR5 (437:437:831)(437:437:831))
          (PORT ADR0 (667:667:997)(667:667:997))
          (PORT ADR4 (362:362:607)(362:362:607))
          (PORT ADR2 (1164:1164:1895)(1164:1164:1895))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1775:1934:2958)(1775:1934:2958))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1302:1302:2147)(1302:1302:2147))
          (PORT ADR2 (543:543:860)(543:543:860))
          (PORT ADR1 (812:812:1249)(812:812:1249))
          (PORT ADR0 (663:663:1132)(663:663:1132))
          (PORT ADR5 (323:323:516)(323:323:516))
          (PORT ADR3 (1083:1083:1874)(1083:1083:1874))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1768:1914:2938)(1768:1914:2938))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1318:1318:2174)(1318:1318:2174))
          (PORT ADR5 (574:574:940)(574:574:940))
          (PORT ADR2 (575:575:1012)(575:575:1012))
          (PORT ADR0 (643:643:1011)(643:643:1011))
          (PORT ADR3 (411:411:725)(411:411:725))
          (PORT ADR1 (1240:1240:2005)(1240:1240:2005))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (1765:1912:2936)(1765:1912:2936))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1357:1357:2256)(1357:1357:2256))
          (PORT ADR1 (722:722:1132)(722:722:1132))
          (PORT ADR0 (808:808:1257)(808:808:1257))
          (PORT ADR4 (372:372:683)(372:372:683))
          (PORT ADR2 (461:461:689)(461:461:689))
          (PORT ADR5 (1009:1009:1697)(1009:1009:1697))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_LOWER_LIMIT\[7\]_DQS_DELAY\[7\]_LessThan_227_o21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (829:829:1395)(829:829:1395))
          (PORT ADR0 (978:978:1553)(978:978:1553))
          (PORT ADR3 (904:904:1425)(904:904:1425))
          (PORT ADR2 (711:711:1102)(711:711:1102))
          (PORT ADR4 (741:741:1284)(741:741:1284))
          (PORT ADR5 (1151:1151:1761)(1151:1151:1761))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_LOWER_LIMIT\[7\]_DQS_DELAY\[7\]_LessThan_227_o23)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (603:603:948)(603:603:948))
          (PORT ADR0 (946:946:1564)(946:946:1564))
          (PORT ADR2 (264:264:475)(264:264:475))
          (PORT ADR4 (182:182:355)(182:182:355))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY\[7\]_DQS_DELAY_UPPER_LIMIT\[7\]_LessThan_213_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (573:573:950)(573:573:950))
          (PORT ADR1 (612:612:940)(612:612:940))
          (PORT ADR0 (973:973:1455)(973:973:1455))
          (PORT ADR4 (656:656:1129)(656:656:1129))
          (PORT ADR3 (1039:1039:1622)(1039:1039:1622))
          (PORT ADR2 (1554:1554:2447)(1554:1554:2447))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (237:237:439)(237:237:439))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_xor\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (106:106:108)(106:106:108))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (591:725:1052)(591:725:1052))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (2104:2248:3245)(2104:2248:3245))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (90:90:212)(90:90:212))
          (PORT ADR5 (150:150:328)(150:150:328))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (591:764:1091)(591:764:1091))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (2083:2237:3234)(2083:2237:3234))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (95:167:167)(95:167:167))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_RstCounter_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (190:190:351)(190:190:351))
          (PORT ADR0 (369:369:647)(369:369:647))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE LED_2_OBUF_1_947\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (127:127:308)(127:127:308))
          (PORT ADR3 (528:528:821)(528:528:821))
          (PORT ADR2 (3029:3029:4722)(3029:3029:4722))
          (PORT ADR4 (310:310:611)(310:310:611))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SSET (2643:2787:4152)(2643:2787:4152))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SSET (2622:2776:4141)(2622:2776:4141))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(negedge SSET) (posedge CLK) (78:197:197)(77:197:197))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count\<5\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count\<5\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (884:1025:1564)(884:1025:1564))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (246:246:450)(246:246:450))
          (PORT ADR4 (206:206:411)(206:206:411))
          (PORT ADR0 (398:398:629)(398:398:629))
          (PORT ADR5 (29:29:131)(29:29:131))
          (PORT ADR1 (395:395:652)(395:395:652))
          (PORT ADR3 (122:122:248)(122:122:248))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (897:1039:1578)(897:1039:1578))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (192:192:333)(192:192:333))
          (PORT ADR3 (256:256:553)(256:256:553))
          (PORT ADR4 (71:71:200)(71:71:200))
          (PORT ADR1 (377:377:594)(377:377:594))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Result\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:481)(254:254:481))
          (PORT ADR2 (192:192:333)(192:192:333))
          (PORT ADR3 (256:256:553)(256:256:553))
          (PORT ADR4 (71:71:200)(71:71:200))
          (PORT ADR1 (377:377:594)(377:377:594))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (923:1031:1570)(923:1031:1570))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (929:1073:1612)(929:1073:1612))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_count_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (254:254:467)(254:254:467))
          (PORT ADR4 (88:88:210)(88:88:210))
          (PORT ADR0 (268:268:492)(268:268:492))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_count_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (254:254:467)(254:254:467))
          (PORT ADR0 (268:268:492)(268:268:492))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (906:1008:1547)(906:1008:1547))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (908:1062:1601)(908:1062:1601))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Mcount_count_xor\<0\>11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (35:35:137)(35:35:137))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/din_q_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd5_lut\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (819:819:1226)(819:819:1226))
          (PORT ADR3 (329:329:573)(329:329:573))
          (PORT ADR5 (32:32:138)(32:32:138))
          (PORT ADR2 (255:255:478)(255:255:478))
          (PORT ADR4 (513:513:823)(513:513:823))
          (PORT ADR1 (240:240:408)(240:240:408))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/n1q_m\<3\>\/HDMI\/enc0\/encb\/n1q_m\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (215:215:426)(215:215:426))
          (PORT ADR1 (389:389:628)(389:389:628))
          (PORT ADR4 (71:71:220)(71:71:220))
          (PORT ADR2 (687:687:1046)(687:687:1046))
          (PORT ADR0 (847:847:1303)(847:847:1303))
          (PORT ADR5 (574:574:922)(574:574:922))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd9_xor\<0\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (506:506:791)(506:506:791))
          (PORT ADR5 (406:406:707)(406:406:707))
          (PORT ADR2 (683:683:1023)(683:683:1023))
          (PORT ADR4 (457:457:774)(457:457:774))
          (PORT ADR1 (245:245:430)(245:245:430))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n1q_m_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>1411)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (635:635:1036)(635:635:1036))
          (PORT ADR3 (181:181:379)(181:181:379))
          (PORT ADR4 (79:79:207)(79:79:207))
          (PORT ADR0 (642:642:1041)(642:642:1041))
          (PORT ADR2 (175:175:347)(175:175:347))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd9_xor\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (635:635:1036)(635:635:1036))
          (PORT ADR3 (181:181:379)(181:181:379))
          (PORT ADR4 (79:79:207)(79:79:207))
          (PORT ADR0 (642:642:1041)(642:642:1041))
          (PORT ADR2 (175:175:347)(175:175:347))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n1q_m_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (26:26:134)(26:26:134))
          (PORT ADR0 (259:259:467)(259:259:467))
          (PORT ADR3 (655:655:1043)(655:655:1043))
          (PORT ADR1 (824:824:1249)(824:824:1249))
          (PORT ADR4 (643:643:1029)(643:643:1029))
          (PORT ADR2 (257:257:495)(257:257:495))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/n0q_m\<2\>\/HDMI\/enc0\/encb\/n0q_m\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/n0q_m\<2\>\/HDMI\/enc0\/encb\/n0q_m\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (152:152:365)(152:152:365))
          (PORT ADR2 (634:634:1026)(634:634:1026))
          (PORT ADR1 (760:760:1286)(760:760:1286))
          (PORT ADR3 (382:382:666)(382:382:666))
          (PORT ADR0 (843:843:1264)(843:843:1264))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<3\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (152:152:365)(152:152:365))
          (PORT ADR2 (634:634:1026)(634:634:1026))
          (PORT ADR1 (760:760:1286)(760:760:1286))
          (PORT ADR3 (382:382:666)(382:382:666))
          (PORT ADR0 (843:843:1264)(843:843:1264))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n0q_m_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-58:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>14)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (208:208:513)(208:208:513))
          (PORT ADR2 (292:292:503)(292:292:503))
          (PORT ADR4 (182:182:393)(182:182:393))
          (PORT ADR0 (579:579:1022)(579:579:1022))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n0q_m_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (166:166:358)(166:166:358))
          (PORT ADR2 (844:844:1306)(844:844:1306))
          (PORT ADR3 (816:816:1302)(816:816:1302))
          (PORT ADR5 (812:812:1315)(812:812:1315))
          (PORT ADR1 (354:354:637)(354:354:637))
          (PORT ADR0 (385:385:647)(385:385:647))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n0q_m_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (204:204:416)(204:204:416))
          (PORT ADR0 (946:946:1475)(946:946:1475))
          (PORT ADR2 (489:489:813)(489:489:813))
          (PORT ADR4 (731:731:1150)(731:731:1150))
          (PORT ADR1 (357:357:589)(357:357:589))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd9_xor\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (204:204:416)(204:204:416))
          (PORT ADR0 (946:946:1475)(946:946:1475))
          (PORT ADR2 (489:489:813)(489:489:813))
          (PORT ADR4 (731:731:1150)(731:731:1150))
          (PORT ADR1 (357:357:589)(357:357:589))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/n1q_m_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:259)(-56:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY\[7\]_DQS_DELAY_UPPER_LIMIT\[7\]_LessThan_213_o1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (390:390:658)(390:390:658))
          (PORT ADR4 (634:634:1159)(634:634:1159))
          (PORT ADR2 (879:879:1439)(879:879:1439))
          (PORT ADR3 (636:636:1078)(636:636:1078))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY\[7\]_DQS_DELAY_UPPER_LIMIT\[7\]_LessThan_213_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (947:947:1572)(947:947:1572))
          (PORT ADR4 (730:730:1244)(730:730:1244))
          (PORT ADR2 (137:137:290)(137:137:290))
          (PORT ADR0 (439:439:765)(439:439:765))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_LOWER_LIMIT\[7\]_DQS_DELAY\[7\]_LessThan_227_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (573:573:950)(573:573:950))
          (PORT ADR0 (624:624:975)(624:624:975))
          (PORT ADR4 (795:795:1191)(795:795:1191))
          (PORT ADR3 (1047:1047:1656)(1047:1047:1656))
          (PORT ADR1 (1799:1799:2753)(1799:1799:2753))
          (PORT ADR2 (597:597:986)(597:597:986))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_LOWER_LIMIT\[7\]_DQS_DELAY\[7\]_LessThan_227_o22)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (657:657:1044)(657:657:1044))
          (PORT ADR1 (965:965:1517)(965:965:1517))
          (PORT ADR4 (632:632:1122)(632:632:1122))
          (PORT ADR3 (1142:1142:1717)(1142:1142:1717))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter\[9\]_GND_47_o_MUX_230_o21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (120:120:343)(120:120:343))
          (PORT ADR1 (272:272:451)(272:272:451))
          (PORT ADR4 (208:208:397)(208:208:397))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Block_Reset)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2083:2230:3230)(2083:2230:3230))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter\[9\]_GND_47_o_MUX_230_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (277:277:519)(277:277:519))
          (PORT ADR4 (70:70:192)(70:70:192))
          (PORT ADR1 (402:402:616)(402:402:616))
          (PORT ADR3 (246:246:452)(246:246:452))
          (PORT ADR2 (302:302:503)(302:302:503))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/_n0900_inv21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (92:92:208)(92:92:208))
          (PORT ADR1 (400:400:640)(400:400:640))
          (PORT ADR5 (191:191:357)(191:191:357))
          (PORT ADR0 (377:377:632)(377:377:632))
          (PORT ADR2 (282:282:495)(282:282:495))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SSET (2676:2865:4230)(2676:2865:4230))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:280:280))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (418:418:683)(418:418:683))
          (PORT ADR0 (1621:1621:2557)(1621:1621:2557))
          (PORT ADR4 (864:864:1455)(864:864:1455))
          (PORT ADR3 (229:229:476)(229:229:476))
          (PORT ADR1 (1256:1256:1962)(1256:1256:1962))
          (PORT ADR2 (723:723:1191)(723:723:1191))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd7\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:314)(109:109:314))
          (PORT ADR0 (258:258:459)(258:258:459))
          (PORT ADR1 (395:395:606)(395:395:606))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2850:2996:4412)(2850:2996:4412))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd7\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (272:272:451)(272:272:451))
          (PORT ADR3 (104:104:333)(104:104:333))
          (PORT ADR0 (272:272:460)(272:272:460))
          (PORT ADR4 (83:83:208)(83:83:208))
          (PORT ADR2 (824:824:1293)(824:824:1293))
          (PORT ADR5 (532:532:889)(532:532:889))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2847:2994:4410)(2847:2994:4410))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd6\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (167:167:304)(167:167:304))
          (PORT ADR0 (267:267:452)(267:267:452))
          (PORT ADR4 (216:216:394)(216:216:394))
          (PORT ADR5 (27:27:129)(27:27:129))
          (PORT ADR1 (261:261:443)(261:261:443))
          (PORT ADR3 (558:558:907)(558:558:907))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tc_vssync\<1\>\/HDMI\/tc_vssync\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tc_vssync\<1\>\/HDMI\/tc_vssync\<1\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_vssync\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (543:543:821)(543:543:821))
          (PORT ADR3 (289:289:588)(289:289:588))
          (PORT ADR2 (395:395:683)(395:395:683))
          (PORT ADR4 (361:361:600)(361:361:600))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_hsblnk\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (543:543:821)(543:543:821))
          (PORT ADR3 (289:289:588)(289:289:588))
          (PORT ADR2 (395:395:683)(395:395:683))
          (PORT ADR4 (361:361:600)(361:361:600))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_heblnk\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (395:395:675)(395:395:675))
          (PORT ADR1 (556:556:846)(556:556:846))
          (PORT ADR3 (290:290:534)(290:290:534))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_hsblnk\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (395:395:675)(395:395:675))
          (PORT ADR1 (556:556:846)(556:556:846))
          (PORT ADR3 (290:290:534)(290:290:534))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/vsync\/HDMI\/vsync_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_vesync\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (426:426:714)(426:426:714))
          (PORT ADR0 (511:511:861)(511:511:861))
          (PORT ADR4 (241:241:471)(241:241:471))
          (PORT ADR3 (283:283:490)(283:283:490))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (426:426:714)(426:426:714))
          (PORT ADR0 (511:511:861)(511:511:861))
          (PORT ADR4 (241:241:471)(241:241:471))
          (PORT ADR3 (283:283:490)(283:283:490))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/Mxor_VGA_VSYNC_INT_hvsync_polarity_XOR_34_o_xo\<0\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (174:174:318)(174:174:318))
          (PORT ADR3 (191:191:484)(191:191:484))
          (PORT ADR1 (392:392:665)(392:392:665))
          (PORT ADR4 (567:567:953)(567:567:953))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/vsync)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/Mxor_VGA_VSYNC_INT_hvsync_polarity_XOR_34_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (543:543:787)(543:543:787))
          (PORT ADR2 (389:389:674)(389:389:674))
          (PORT ADR4 (291:291:556)(291:291:556))
          (PORT ADR1 (445:445:700)(445:445:700))
          (PORT ADR5 (224:224:475)(224:224:475))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/vpos_clr1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR3 (250:250:582)(250:250:582))
          (PORT ADR2 (577:577:933)(577:577:933))
          (PORT ADR4 (371:371:709)(371:371:709))
          (PORT ADR0 (491:491:795)(491:491:795))
          (PORT ADR1 (949:949:1488)(949:949:1488))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_heblnk\[10\]_hpos_ena_AND_9_o_cy\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (548:548:873)(548:548:873))
          (PORT ADR4 (360:360:616)(360:360:616))
          (PORT ADR5 (363:363:672)(363:363:672))
          (PORT ADR2 (442:442:719)(442:442:719))
          (PORT ADR1 (856:856:1279)(856:856:1279))
          (PORT ADR3 (367:367:711)(367:367:711))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg\<2\>\/HDMI\/enc0\/encb\/q_m_reg\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (584:584:913)(584:584:913))
          (PORT ADR3 (529:529:916)(529:529:916))
          (PORT ADR4 (480:480:776)(480:480:776))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (670:670:1029)(670:670:1029))
          (PORT ADR1 (265:265:438)(265:265:438))
          (PORT ADR2 (584:584:913)(584:584:913))
          (PORT ADR3 (529:529:916)(529:529:916))
          (PORT ADR4 (480:480:776)(480:480:776))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<6\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (298:298:525)(298:298:525))
          (PORT ADR0 (407:407:635)(407:407:635))
          (PORT ADR2 (582:582:909)(582:582:909))
          (PORT ADR5 (27:27:129)(27:27:129))
          (PORT ADR3 (116:116:345)(116:116:345))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<7\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (935:935:1412)(935:935:1412))
          (PORT ADR2 (412:412:712)(412:412:712))
          (PORT ADR0 (516:516:884)(516:516:884))
          (PORT ADR4 (68:68:228)(68:68:228))
          (PORT ADR5 (524:524:874)(524:524:874))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<3\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (574:574:922)(574:574:922))
          (PORT ADR2 (684:684:1062)(684:684:1062))
          (PORT ADR3 (772:772:1302)(772:772:1302))
          (PORT ADR1 (795:795:1199)(795:795:1199))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/q_m_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_q_m\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (709:709:1118)(709:709:1118))
          (PORT ADR0 (359:359:587)(359:359:587))
          (PORT ADR5 (423:423:768)(423:423:768))
          (PORT ADR3 (117:117:346)(117:117:346))
          (PORT ADR1 (767:767:1194)(767:767:1194))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd9_lut\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (416:416:706)(416:416:706))
          (PORT ADR0 (760:760:1144)(760:760:1144))
          (PORT ADR1 (659:659:1023)(659:659:1023))
          (PORT ADR4 (235:235:454)(235:235:454))
          (PORT ADR2 (170:170:313)(170:170:313))
          (PORT ADR3 (244:244:456)(244:244:456))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/dout\<9\>\/HDMI\/enc0\/encb\/dout\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0233_lut\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (180:180:325)(180:180:325))
          (PORT ADR0 (263:263:494)(263:263:494))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/decision3_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (226:226:465)(226:226:465))
          (PORT ADR2 (180:180:325)(180:180:325))
          (PORT ADR0 (263:263:494)(263:263:494))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/decision3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (343:343:584)(343:343:584))
          (PORT ADR4 (448:448:801)(448:448:801))
          (PORT ADR5 (122:122:312)(122:122:312))
          (PORT ADR1 (392:392:603)(392:392:603))
          (PORT ADR3 (87:87:296)(87:87:296))
          (PORT ADR2 (422:422:751)(422:422:751))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2052:2198:3307)(2052:2198:3307))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:218)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:218)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1659:1659:2698)(1659:1659:2698))
          (PORT ADR2 (412:412:718)(412:412:718))
          (PORT ADR5 (459:459:756)(459:459:756))
          (PORT ADR0 (779:779:1104)(779:779:1104))
          (PORT ADR4 (675:675:1228)(675:675:1228))
          (PORT ADR1 (879:879:1486)(879:879:1486))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/dout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2049:2196:3305)(2049:2196:3305))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_c1_reg_decision3_mux_54_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1660:1660:2644)(1660:1660:2644))
          (PORT ADR2 (774:774:1339)(774:774:1339))
          (PORT ADR4 (514:514:825)(514:514:825))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/dcmspi_0\/sndm)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:161)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:161)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/sndm_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (246:246:500)(246:246:500))
          (PORT ADR5 (33:33:135)(33:33:135))
          (PORT ADR0 (657:657:1117)(657:657:1117))
          (PORT ADR4 (77:77:205)(77:77:205))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/dcmspi_0\/DMGAP)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (307:671:671)(307:671:671))
          (IOPATH CLK Q (535:1099:1099)(535:1099:1099))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (57:65:114)(-46:-64:-64))
        (SETUPHOLD(negedge D) (posedge CLK) (57:65:114)(-46:-64:-64))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/dcmspi_0\/GOGAP)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (310:676:676)(310:676:676))
          (IOPATH CLK Q (543:1079:1079)(543:1079:1079))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (30:30:79)(-25:-28:-28))
        (SETUPHOLD(negedge D) (posedge CLK) (30:30:79)(-25:-28:-28))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/dcmspi_0\/PROGEN)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/sndd_gocmd_OR_35_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (62:62:222)(62:62:222))
          (PORT ADR3 (262:262:517)(262:262:517))
          (PORT ADR1 (386:386:613)(386:386:613))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/dcmspi_0\/PROGDATA_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (667:667:1169)(667:667:1169))
          (PORT ADR3 (262:262:517)(262:262:517))
          (PORT ADR1 (386:386:613)(386:386:613))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/dcmspi_0\/PROGDATA)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:161)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:161)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY\[7\]_DQS_DELAY_UPPER_LIMIT\[7\]_LessThan_213_o1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (413:413:686)(413:413:686))
          (PORT ADR0 (770:770:1218)(770:770:1218))
          (PORT ADR4 (668:668:1126)(668:668:1126))
          (PORT ADR3 (517:517:927)(517:517:927))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Rst_condition1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Rst_condition1_rstpot1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (275:275:514)(275:275:514))
          (PORT ADR0 (392:392:680)(392:392:680))
          (PORT ADR5 (135:135:316)(135:135:316))
          (PORT ADR1 (520:520:889)(520:520:889))
          (PORT ADR4 (193:193:394)(193:193:394))
          (PORT ADR2 (321:321:537)(321:321:537))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3\-In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (3014:3014:4748)(3014:3014:4748))
          (PORT ADR4 (664:664:1070)(664:664:1070))
          (PORT ADR2 (491:491:813)(491:491:813))
          (PORT ADR3 (553:553:895)(553:553:895))
          (PORT ADR0 (1193:1193:1954)(1193:1193:1954))
          (PORT ADR1 (715:715:1157)(715:715:1157))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (684:684:1072)(684:684:1072))
          (PORT ADR4 (197:197:363)(197:197:363))
          (PORT ADR3 (450:450:793)(450:450:793))
          (PORT ADR1 (777:777:1240)(777:777:1240))
          (PORT ADR2 (445:445:751)(445:445:751))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N293\/N293_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (359:359:642)(359:359:642))
          (PORT ADR0 (825:825:1369)(825:825:1369))
          (PORT ADR2 (1086:1086:1795)(1086:1086:1795))
          (PORT ADR4 (82:82:204)(82:82:204))
          (PORT ADR1 (1392:1392:2215)(1392:1392:2215))
          (PORT ADR3 (802:802:1390)(802:802:1390))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW7)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (567:567:976)(567:567:976))
          (PORT ADR4 (1509:1509:2462)(1509:1509:2462))
          (PORT ADR0 (1346:1346:2274)(1346:1346:2274))
          (PORT ADR5 (46:46:148)(46:46:148))
          (PORT ADR2 (1271:1271:2076)(1271:1271:2076))
          (PORT ADR3 (816:816:1399)(816:816:1399))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (681:681:1077)(681:681:1077))
          (PORT ADR3 (1369:1369:2211)(1369:1369:2211))
          (PORT ADR0 (969:969:1604)(969:969:1604))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW8)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (583:583:953)(583:583:953))
          (PORT ADR4 (1520:1520:2498)(1520:1520:2498))
          (PORT ADR0 (969:969:1604)(969:969:1604))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1723_inv\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1723_inv_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1723_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (676:676:1064)(676:676:1064))
          (PORT ADR1 (1255:1255:1990)(1255:1255:1990))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2458:2458:3876)(2458:2458:3876))
          (PORT ADR3 (676:676:1064)(676:676:1064))
          (PORT ADR1 (1255:1255:1990)(1255:1255:1990))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/active_q\/HDMI\/active_q_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_vblnk_cy\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (530:530:878)(530:530:878))
          (PORT ADR4 (178:178:368)(178:178:368))
          (PORT ADR5 (353:353:674)(353:353:674))
          (PORT ADR2 (652:652:1076)(652:652:1076))
          (PORT ADR0 (692:692:1164)(692:692:1164))
          (PORT ADR3 (222:222:485)(222:222:485))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/active_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:229)(-88:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:229)(-88:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/active_q_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR4 (658:658:1059)(658:658:1059))
          (PORT ADR2 (268:268:475)(268:268:475))
          (PORT ADR3 (476:476:793)(476:476:793))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_vesync\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (253:253:487)(253:253:487))
          (PORT ADR2 (291:291:512)(291:291:512))
          (PORT ADR1 (389:389:642)(389:389:642))
          (PORT ADR0 (423:423:697)(423:423:697))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_clk_sync\[3\]_GND_9_o_equal_22_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (253:253:487)(253:253:487))
          (PORT ADR2 (291:291:512)(291:291:512))
          (PORT ADR1 (389:389:642)(389:389:642))
          (PORT ADR0 (423:423:697)(423:423:697))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/c0_reg\/HDMI\/enc0\/encb\/c0_reg_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/c0_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_cy\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/enc0\/encb\/Mshreg_c0_reg)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (307:671:671)(307:671:671))
          (IOPATH CLK Q (535:1099:1099)(535:1099:1099))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (57:65:187)(-46:-64:-64))
        (SETUPHOLD(negedge D) (posedge CLK) (57:65:187)(-46:-64:-64))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/c1_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/enc0\/encb\/Mshreg_c1_reg)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (310:676:676)(310:676:676))
          (IOPATH CLK Q (543:1079:1079)(543:1079:1079))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (30:30:152)(-25:-28:-28))
        (SETUPHOLD(negedge D) (posedge CLK) (30:30:152)(-25:-28:-28))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (726:726:1191)(726:726:1191))
          (PORT ADR3 (631:631:1065)(631:631:1065))
          (PORT ADR1 (652:652:1022)(652:652:1022))
          (PORT ADR4 (512:512:883)(512:512:883))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/timing_inst\/Mcompar_tc_hssync\[10\]_hcount\[10\]_LessThan_15_o_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (726:726:1191)(726:726:1191))
          (PORT ADR3 (631:631:1065)(631:631:1065))
          (PORT ADR1 (652:652:1022)(652:652:1022))
          (PORT ADR4 (512:512:883)(512:512:883))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/ADDERTREE_INTERNAL_Madd91)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (504:504:846)(504:504:846))
          (PORT ADR0 (684:684:1087)(684:684:1087))
          (PORT ADR4 (265:265:568)(265:265:568))
          (PORT ADR1 (369:369:643)(369:369:643))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2887:3076:4584)(2887:3076:4584))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd2\-In2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1171:1171:1898)(1171:1171:1898))
          (PORT ADR3 (553:553:863)(553:553:863))
          (PORT ADR0 (846:846:1337)(846:846:1337))
          (PORT ADR2 (506:506:833)(506:506:833))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2893:3052:4560)(2893:3052:4560))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd2\-In4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (691:691:1043)(691:691:1043))
          (PORT ADR4 (151:151:350)(151:151:350))
          (PORT ADR3 (365:365:763)(365:365:763))
          (PORT ADR0 (665:665:1155)(665:665:1155))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value\<6\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (677:677:1092)(677:677:1092))
          (PORT ADR2 (516:516:837)(516:516:837))
          (PORT ADR4 (760:760:1339)(760:760:1339))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (598:598:986)(598:598:986))
          (PORT ADR3 (656:656:1122)(656:656:1122))
          (PORT ADR4 (760:760:1339)(760:760:1339))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2702:2861:4226)(2702:2861:4226))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (796:796:1258)(796:796:1258))
          (PORT ADR1 (1303:1303:2029)(1303:1303:2029))
          (PORT ADR3 (87:87:296)(87:87:296))
          (PORT ADR0 (236:236:419)(236:236:419))
          (PORT ADR2 (880:880:1487)(880:880:1487))
          (PORT ADR4 (500:500:903)(500:500:903))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2695:2841:4206)(2695:2841:4206))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (650:650:1139)(650:650:1139))
          (PORT ADR5 (1065:1065:1720)(1065:1065:1720))
          (PORT ADR0 (250:250:420)(250:250:420))
          (PORT ADR1 (360:360:624)(360:360:624))
          (PORT ADR2 (990:990:1666)(990:990:1666))
          (PORT ADR4 (516:516:930)(516:516:930))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (2692:2839:4204)(2692:2839:4204))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (722:722:1160)(722:722:1160))
          (PORT ADR2 (1266:1266:2023)(1266:1266:2023))
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR0 (244:244:435)(244:244:435))
          (PORT ADR5 (753:753:1315)(753:753:1315))
          (PORT ADR1 (711:711:1176)(711:711:1176))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tc_vsblnk\<5\>\/HDMI\/tc_vsblnk\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_vsblnk\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (199:199:417)(199:199:417))
          (PORT ADR3 (233:233:428)(233:233:428))
          (PORT ADR1 (374:374:613)(374:374:613))
          (PORT ADR2 (303:303:512)(303:303:512))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_heblnk\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (199:199:417)(199:199:417))
          (PORT ADR3 (233:233:428)(233:233:428))
          (PORT ADR1 (374:374:613)(374:374:613))
          (PORT ADR2 (303:303:512)(303:303:512))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk_sync\<3\>\/HDMI\/sws_clk_sync\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk_sync\<3\>\/HDMI\/sws_clk_sync\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk_sync\<3\>\/HDMI\/sws_clk_sync\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk_sync\<3\>\/HDMI\/sws_clk_sync\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_clk_sync_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_heblnk\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (487:487:870)(487:487:870))
          (PORT ADR2 (290:290:564)(290:290:564))
          (PORT ADR4 (219:219:411)(219:219:411))
          (PORT ADR0 (302:302:509)(302:302:509))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_heblnk\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (487:487:870)(487:487:870))
          (PORT ADR2 (290:290:564)(290:290:564))
          (PORT ADR4 (219:219:411)(219:219:411))
          (PORT ADR0 (302:302:509)(302:302:509))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_clk_sync_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_heblnk\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (373:373:675)(373:373:675))
          (PORT ADR0 (277:277:454)(277:277:454))
          (PORT ADR4 (97:97:211)(97:97:211))
          (PORT ADR2 (175:175:322)(175:175:322))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_clk_sync\[3\]_GND_9_o_equal_24_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (373:373:675)(373:373:675))
          (PORT ADR0 (277:277:454)(277:277:454))
          (PORT ADR4 (97:97:211)(97:97:211))
          (PORT ADR2 (175:175:322)(175:175:322))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_clk_sync_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_vesync\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (349:349:738)(349:349:738))
          (PORT ADR4 (92:92:217)(92:92:217))
          (PORT ADR0 (288:288:452)(288:288:452))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_hssync\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (349:349:738)(349:349:738))
          (PORT ADR4 (92:92:217)(92:92:217))
          (PORT ADR0 (288:288:452)(288:288:452))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_clk_sync_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-78:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/sws_clk_sync\[3\]_PWR_9_o_equal_25_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (425:425:639)(425:425:639))
          (PORT ADR4 (71:71:193)(71:71:193))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/_n01611)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (396:396:726)(396:396:726))
          (PORT ADR3 (152:152:320)(152:152:320))
          (PORT ADR1 (425:425:639)(425:425:639))
          (PORT ADR0 (633:633:1070)(633:633:1070))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/tc_hssync\<6\>\/HDMI\/tc_hssync\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/tc_hssync\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (220:220:400)(220:220:400))
          (PORT ADR1 (533:533:811)(533:533:811))
          (PORT ADR2 (302:302:503)(302:302:503))
          (PORT ADR3 (264:264:496)(264:264:496))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/tc_hsblnk\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (220:220:400)(220:220:400))
          (PORT ADR1 (533:533:811)(533:533:811))
          (PORT ADR2 (302:302:503)(302:302:503))
          (PORT ADR3 (264:264:496)(264:264:496))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>13)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR0 (261:261:431)(261:261:431))
          (PORT ADR1 (474:474:802)(474:474:802))
          (PORT ADR2 (271:271:501)(271:271:501))
          (PORT ADR4 (183:183:393)(183:183:393))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor\<2\>12)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (145:145:332)(145:145:332))
          (PORT ADR4 (219:219:417)(219:219:417))
          (PORT ADR3 (222:222:475)(222:222:475))
          (PORT ADR2 (661:661:1065)(661:661:1065))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk\<3\>\/HDMI\/sws_clk\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk\<3\>\/HDMI\/sws_clk\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk\<3\>\/HDMI\/sws_clk\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_clk\<3\>\/HDMI\/sws_clk\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_3\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SW_0_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2648:2648:4253)(2648:2648:4253))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_0\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_2\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SW_2_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2899:2899:4622)(2899:2899:4622))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_2\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_1\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SW_1_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2714:2714:4369)(2714:2714:4369))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_1\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_0\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:245)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SW_3_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (4696:4696:7636)(4696:4696:7636))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/clk_sws_3\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/Madd_cnt\[4\]_GND_23_o_sub_41_OUT_lut\<1\>\/HDMI\/enc0\/encb\/Madd_cnt\[4\]_GND_23_o_sub_41_OUT_lut\<1\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT84)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (676:676:1117)(676:676:1117))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT84_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (255:255:419)(255:255:419))
          (PORT ADR2 (267:267:490)(267:267:490))
          (PORT ADR5 (149:149:315)(149:149:315))
          (PORT ADR4 (128:128:310)(128:128:310))
          (PORT ADR1 (385:385:618)(385:385:618))
          (PORT ADR0 (256:256:455)(256:256:455))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT84_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (362:362:605)(362:362:605))
          (PORT ADR5 (223:223:453)(223:223:453))
          (PORT ADR0 (358:358:625)(358:358:625))
          (PORT ADR2 (298:298:524)(298:298:524))
          (PORT ADR4 (194:194:361)(194:194:361))
          (PORT ADR3 (117:117:358)(117:117:358))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Madd_cnt\[4\]_GND_23_o_sub_41_OUT_lut\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (387:387:625)(387:387:625))
          (PORT ADR5 (296:296:564)(296:296:564))
          (PORT ADR3 (395:395:760)(395:395:760))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT8131)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (318:318:623)(318:318:623))
          (PORT ADR1 (399:399:646)(399:399:646))
          (PORT ADR5 (252:252:536)(252:252:536))
          (PORT ADR2 (573:573:973)(573:573:973))
          (PORT ADR0 (512:512:880)(512:512:880))
          (PORT ADR3 (373:373:721)(373:373:721))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1042\/HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1042_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (773:773:1278)(773:773:1278))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT101_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:227)(84:84:227))
          (PORT ADR2 (131:131:277)(131:131:277))
          (PORT ADR1 (634:634:1049)(634:634:1049))
          (PORT ADR3 (260:260:495)(260:260:495))
          (PORT ADR0 (414:414:692)(414:414:692))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT101_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:625)(358:358:625))
          (PORT ADR3 (105:105:346)(105:105:346))
          (PORT ADR5 (157:157:350)(157:157:350))
          (PORT ADR4 (200:200:420)(200:200:420))
          (PORT ADR1 (613:613:1012)(613:613:1012))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT10421)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (411:411:649)(411:411:649))
          (PORT ADR1 (342:342:640)(342:342:640))
          (PORT ADR4 (218:218:422)(218:218:422))
          (PORT ADR2 (413:413:681)(413:413:681))
          (PORT ADR3 (306:306:568)(306:306:568))
          (PORT ADR5 (131:131:297)(131:131:297))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT10411)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:199)(76:76:199))
          (PORT ADR5 (107:107:279)(107:107:279))
          (PORT ADR2 (367:367:648)(367:367:648))
          (PORT ADR3 (246:246:468)(246:246:468))
          (PORT ADR0 (436:436:741)(436:436:741))
          (PORT ADR1 (482:482:746)(482:482:746))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/sat\<15\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (207:207:402)(207:207:402))
          (PORT ADR4 (158:158:376)(158:158:376))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR0 (358:358:629)(358:358:629))
          (PORT ADR1 (258:258:433)(258:258:433))
          (PORT ADR2 (178:178:323)(178:178:323))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/sat\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (220:220:463)(220:220:463))
          (PORT ADR1 (390:390:601)(390:390:601))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR4 (153:153:331)(153:153:331))
          (PORT ADR2 (263:263:486)(263:263:486))
          (PORT ADR0 (345:345:586)(345:345:586))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw3\/debnced)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/sat\<15\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (98:98:327)(98:98:327))
          (PORT ADR2 (371:371:656)(371:371:656))
          (PORT ADR0 (376:376:616)(376:376:616))
          (PORT ADR5 (215:215:445)(215:215:445))
          (PORT ADR4 (186:186:387)(186:186:387))
          (PORT ADR1 (253:253:438)(253:253:438))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw3\/cntr_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/cntr_en_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (34:34:136)(34:34:136))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR3 (700:700:1209)(700:700:1209))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_0\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (651:651:1057)(651:651:1057))
          (PORT ADR1 (403:403:616)(403:403:616))
          (PORT ADR3 (215:215:449)(215:215:449))
          (PORT ADR5 (122:122:309)(122:122:309))
          (PORT ADR4 (180:180:419)(180:180:419))
          (PORT ADR2 (301:301:529)(301:301:529))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2093:2252:3435)(2093:2252:3435))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT62)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1910:1910:3101)(1910:1910:3101))
          (PORT ADR1 (267:267:446)(267:267:446))
          (PORT ADR4 (280:280:517)(280:280:517))
          (PORT ADR0 (326:326:542)(326:326:542))
          (PORT ADR2 (612:612:1042)(612:612:1042))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2086:2232:3415)(2086:2232:3415))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1976:1976:3133)(1976:1976:3133))
          (PORT ADR5 (29:29:137)(29:29:137))
          (PORT ADR1 (526:526:866)(526:526:866))
          (PORT ADR0 (458:458:771)(458:458:771))
          (PORT ADR4 (72:72:203)(72:72:203))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/decision2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (396:396:610)(396:396:610))
          (PORT ADR3 (128:128:296)(128:128:296))
          (PORT ADR5 (251:251:514)(251:251:514))
          (PORT ADR2 (397:397:722)(397:397:722))
          (PORT ADR0 (389:389:656)(389:389:656))
          (PORT ADR4 (320:320:624)(320:320:624))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/decision2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (134:134:265)(134:134:265))
          (PORT ADR0 (278:278:485)(278:278:485))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/cnt_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2201:2360:3640)(2201:2360:3640))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:223)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT102)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1811:1811:2902)(1811:1811:2902))
          (PORT ADR0 (372:372:631)(372:372:631))
          (PORT ADR4 (73:73:187)(73:73:187))
          (PORT ADR3 (201:201:509)(201:201:509))
          (PORT ADR2 (147:147:318)(147:147:318))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/enc0\/encb\/cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT RST (2194:2340:3620)(2194:2340:3620))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH RST O (73:122:122)(73:122:122))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:234)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT85)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2078:2078:3254)(2078:2078:3254))
          (PORT ADR2 (284:284:511)(284:284:511))
          (PORT ADR4 (96:96:221)(96:96:221))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR3 (205:205:516)(205:205:516))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (333:333:665)(333:333:665))
          (PORT ADR1 (645:645:1041)(645:645:1041))
          (PORT ADR4 (228:228:453)(228:228:453))
          (PORT ADR0 (414:414:684)(414:414:684))
          (PORT ADR5 (390:390:729)(390:390:729))
          (PORT ADR2 (255:255:477)(255:255:477))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/dcmspi_0\/sndd)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:161)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:161)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/sndd_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (78:78:232)(78:78:232))
          (PORT ADR4 (71:71:199)(71:71:199))
          (PORT ADR3 (378:378:674)(378:378:674))
          (PORT ADR2 (550:550:955)(550:550:955))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/dcmspi_0\/VCNT)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (310:676:676)(310:676:676))
          (IOPATH CLK Q (543:1079:1079)(543:1079:1079))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (30:30:79)(-25:-28:-28))
        (SETUPHOLD(negedge D) (posedge CLK) (30:30:79)(-25:-28:-28))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/dcmspi_0\/MCNT)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (396:853:853)(396:853:853))
          (IOPATH CLK Q (539:1060:1060)(539:1060:1060))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (41:38:87)(-26:-30:-30))
        (SETUPHOLD(negedge D) (posedge CLK) (41:38:87)(-26:-30:-30))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE pwrup_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (2411:2453:3869)(2411:2453:3869))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (310:676:676)(310:676:676))
          (IOPATH CLK Q (543:1079:1079)(543:1079:1079))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (30)(-29:-28:-28))
        (SETUPHOLD(negedge D) (posedge CLK) (30)(-29:-28:-28))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/switch)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (405))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:172)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:172)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/pwrup_sw3_rdy_OR_19_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (471:471:800)(471:471:800))
          (PORT ADR4 (62:62:222)(62:62:222))
          (PORT ADR0 (881:881:1437)(881:881:1437))
          (PORT ADR5 (1188:1188:1985)(1188:1188:1985))
          (PORT ADR2 (675:675:1133)(675:675:1133))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/debsw1\/block_out\/HDMI\/debsw1\/block_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/debsw1\/blockout_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (313:682:682)(313:682:682))
          (IOPATH CLK Q (544:1159:1159)(544:1159:1159))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (37:28:28)(-33:-24:-24))
        (SETUPHOLD(negedge D) (posedge CLK) (37:28:28)(-33:-24:-24))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/debsw0\/blockout_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (143:187:187)(143:187:187))
          (IOPATH A1 Q (143:187:187)(143:187:187))
          (IOPATH A2 Q (143:187:187)(143:187:187))
          (IOPATH A3 Q (143:187:187)(143:187:187))
          (IOPATH CLK Q (543:1097:1097)(543:1097:1097))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (-99:-100:-100)(100:109:109))
        (SETUPHOLD(negedge D) (posedge CLK) (-99:-100:-100)(100:109:109))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/debsw2\/blockout_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (307:671:671)(307:671:671))
          (IOPATH CLK Q (535:1099:1099)(535:1099:1099))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (57:65:65)(-50:-64:-64))
        (SETUPHOLD(negedge D) (posedge CLK) (57:65:65)(-50:-64:-64))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/debsw3\/blockout_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (310:676:676)(310:676:676))
          (IOPATH CLK Q (543:1079:1079)(543:1079:1079))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (30)(-29:-28:-28))
        (SETUPHOLD(negedge D) (posedge CLK) (30)(-29:-28:-28))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE HDMI\/SRL16E_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT D ( 0 )( 0 ))
          (PORT CE (50:92:92)(50:92:92))
          (IOPATH A0 Q (156:203:203)(156:203:203))
          (IOPATH A1 Q (156:203:203)(156:203:203))
          (IOPATH A2 Q (156:203:203)(156:203:203))
          (IOPATH A3 Q (156:203:203)(156:203:203))
          (IOPATH CLK Q15 (396:853:853)(396:853:853))
          (IOPATH CLK Q (539:1060:1060)(539:1060:1060))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge D) (posedge CLK) (41:38:87)(-26:-30:-30))
        (SETUPHOLD(negedge D) (posedge CLK) (41:38:87)(-26:-30:-30))
        (SETUPHOLD(posedge CE) (posedge CLK) (99)(-90:10:10))
        (SETUPHOLD(negedge CE) (posedge CLK) (99)(-90:10:10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/debsw0\/transition\/HDMI\/debsw0\/transition_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw0\/transition)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:172)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:172)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw0\/transition_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (238:238:456)(238:238:456))
          (PORT ADR0 (251:251:484)(251:251:484))
          (PORT ADR1 (766:766:1280)(766:766:1280))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (766:766:1280)(766:766:1280))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw0\/sync_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:172)(-83:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:172)(-83:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61\/HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT61_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT611)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (486:486:850)(486:486:850))
          (PORT ADR3 (492:492:907)(492:492:907))
          (PORT ADR1 (652:652:1108)(652:652:1108))
          (PORT ADR4 (663:663:1166)(663:663:1166))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/Madd_cnt\[4\]_GND_23_o_add_47_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (486:486:850)(486:486:850))
          (PORT ADR3 (492:492:907)(492:492:907))
          (PORT ADR1 (652:652:1108)(652:652:1108))
          (PORT ADR4 (663:663:1166)(663:663:1166))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/n0236\<3\>\/HDMI\/enc0\/encb\/n0236\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (520:520:909)(520:520:909))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (184:184:409)(184:184:409))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR2 (303:303:522)(303:303:522))
          (PORT ADR3 (219:219:452)(219:219:452))
          (PORT ADR1 (418:418:693)(418:418:693))
          (PORT ADR0 (273:273:488)(273:273:488))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT1012_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (648:648:1059)(648:648:1059))
          (PORT ADR0 (547:547:935)(547:547:935))
          (PORT ADR5 (131:131:336)(131:131:336))
          (PORT ADR4 (209:209:416)(209:209:416))
          (PORT ADR2 (169:169:314)(169:169:314))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0236_xor\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (316:316:597)(316:316:597))
          (PORT ADR0 (798:798:1400)(798:798:1400))
          (PORT ADR3 (517:517:917)(517:517:917))
          (PORT ADR4 (436:436:823)(436:436:823))
          (PORT ADR2 (456:456:855)(456:456:855))
          (PORT ADR1 (658:658:1128)(658:658:1128))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/debsw3\/transition\/HDMI\/debsw3\/transition_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw3\/transition)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw3\/transition_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (244:244:435)(244:244:435))
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR4 (636:636:1099)(636:636:1099))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (636:636:1099)(636:636:1099))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw3\/sync_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/n0236\<2\>\/HDMI\/enc0\/encb\/n0236\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0236_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (478:478:870)(478:478:870))
          (PORT ADR0 (527:527:854)(527:527:854))
          (PORT ADR3 (447:447:931)(447:447:931))
          (PORT ADR2 (588:588:975)(588:588:975))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0233_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (478:478:870)(478:478:870))
          (PORT ADR0 (527:527:854)(527:527:854))
          (PORT ADR3 (447:447:931)(447:447:931))
          (PORT ADR2 (588:588:975)(588:588:975))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT631)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (537:537:830)(537:537:830))
          (PORT ADR0 (945:945:1524)(945:945:1524))
          (PORT ADR4 (89:89:211)(89:89:211))
          (PORT ADR2 (171:171:312)(171:171:312))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Madd_cnt\[4\]_GND_23_o_add_50_OUT_cy\<0\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (605:605:992)(605:605:992))
          (PORT ADR1 (560:560:938)(560:560:938))
          (PORT ADR3 (811:811:1345)(811:811:1345))
          (PORT ADR0 (392:392:643)(392:392:643))
          (PORT ADR4 (434:434:769)(434:434:769))
          (PORT ADR5 (249:249:494)(249:249:494))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT81_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (317:317:546)(317:317:546))
          (PORT ADR4 (187:187:345)(187:187:345))
          (PORT ADR1 (680:680:1105)(680:680:1105))
          (PORT ADR3 (399:399:807)(399:399:807))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR2 (290:290:516)(290:290:516))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0233_lut\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (472:472:839)(472:472:839))
          (PORT ADR5 (395:395:755)(395:395:755))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT8111)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (450:450:794)(450:450:794))
          (PORT ADR0 (559:559:947)(559:559:947))
          (PORT ADR4 (79:79:201)(79:79:201))
          (PORT ADR1 (1097:1097:1714)(1097:1097:1714))
          (PORT ADR3 (484:484:833)(484:484:833))
          (PORT ADR2 (387:387:667)(387:387:667))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (279:434:752)(279:434:752))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (671:812:1196)(671:812:1196))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-58:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-58:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (393:393:671)(393:393:671))
          (PORT ADR4 (742:742:1321)(742:742:1321))
          (PORT ADR1 (476:476:773)(476:476:773))
          (PORT ADR2 (138:138:278)(138:138:278))
          (PORT ADR3 (210:210:424)(210:210:424))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (278:433:751)(278:433:751))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (684:826:1210)(684:826:1210))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (468:468:794)(468:468:794))
          (PORT ADR3 (792:792:1463)(792:792:1463))
          (PORT ADR4 (295:295:550)(295:295:550))
          (PORT ADR1 (230:230:409)(230:230:409))
          (PORT ADR2 (274:274:503)(274:274:503))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (281:415:733)(281:415:733))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (716:860:1244)(716:860:1244))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:419)(212:212:419))
          (PORT ADR3 (800:800:1395)(800:800:1395))
          (PORT ADR0 (490:490:849)(490:490:849))
          (PORT ADR5 (113:113:279)(113:113:279))
          (PORT ADR2 (251:251:485)(251:251:485))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (281:454:772)(281:454:772))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (695:849:1233)(695:849:1233))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:186)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:272)(86:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:272)(86:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (189:189:397)(189:189:397))
          (PORT ADR0 (930:930:1568)(930:930:1568))
          (PORT ADR1 (239:239:401)(239:239:401))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/pclk_M\<3\>\/HDMI\/pclk_M\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/pclk_M\<3\>\/HDMI\/pclk_M\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/pclk_M\<3\>\/HDMI\/pclk_M\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/pclk_M_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (720:875:1267)(720:875:1267))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_equal_8_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (653:653:1103)(653:653:1103))
          (PORT ADR4 (489:489:889)(489:489:889))
          (PORT ADR2 (602:602:1023)(602:602:1023))
          (PORT ADR3 (545:545:1051)(545:545:1051))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_equal_6_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (653:653:1103)(653:653:1103))
          (PORT ADR4 (489:489:889)(489:489:889))
          (PORT ADR2 (602:602:1023)(602:602:1023))
          (PORT ADR3 (545:545:1051)(545:545:1051))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/pclk_D_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (741:875:1267)(741:875:1267))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/led1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (723:857:1249)(723:857:1249))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_select_11_OUT\<8\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (549:549:979)(549:549:979))
          (PORT ADR1 (664:664:1157)(664:664:1157))
          (PORT ADR0 (815:815:1324)(815:815:1324))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_equal_7_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (192:192:358)(192:192:358))
          (PORT ADR3 (549:549:979)(549:549:979))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/pclk_M_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (742:876:1268)(742:876:1268))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/pclk_M_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (723:896:1288)(723:896:1288))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_select_11_OUT\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (569:569:993)(569:569:993))
          (PORT ADR1 (667:667:1109)(667:667:1109))
          (PORT ADR0 (683:683:1156)(683:683:1156))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/_n01261)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (527:527:940)(527:527:940))
          (PORT ADR2 (569:569:993)(569:569:993))
          (PORT ADR1 (667:667:1109)(667:667:1109))
          (PORT ADR0 (683:683:1156)(683:683:1156))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/pclk_M_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (742:879:1271)(742:879:1271))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:91)(-11:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:197)(-51:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd2\-In3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1455:1455:2376)(1455:1455:2376))
          (PORT ADR1 (1302:1302:2066)(1302:1302:2066))
          (PORT ADR5 (780:780:1338)(780:780:1338))
          (PORT ADR3 (420:420:685)(420:420:685))
          (PORT ADR0 (604:604:1034)(604:604:1034))
          (PORT ADR2 (241:241:464)(241:241:464))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0233_lut\<3\>\/HDMI\/enc0\/encb\/Msub_n0233_lut\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0233_lut\<3\>\/HDMI\/enc0\/encb\/Msub_n0233_lut\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0233_lut\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (657:657:1108)(657:657:1108))
          (PORT ADR3 (521:521:914)(521:521:914))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/Mmux_GND_23_o_cnt\[4\]_mux_55_OUT10121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (59:59:208)(59:59:208))
          (PORT ADR1 (640:640:1087)(640:640:1087))
          (PORT ADR0 (657:657:1108)(657:657:1108))
          (PORT ADR3 (521:521:914)(521:521:914))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0236_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (624:624:1180)(624:624:1180))
          (PORT ADR2 (659:659:1137)(659:659:1137))
          (PORT ADR1 (770:770:1270)(770:770:1270))
          (PORT ADR4 (475:475:886)(475:475:886))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/enc0\/encb\/Msub_n0233_xor\<3\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (624:624:1180)(624:624:1180))
          (PORT ADR2 (659:659:1137)(659:659:1137))
          (PORT ADR1 (770:770:1270)(770:770:1270))
          (PORT ADR4 (475:475:886)(475:475:886))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/dcmspi_0\/sndval\<6\>\/HDMI\/dcmspi_0\/sndval\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/dcmspi_0\/sndval\<6\>\/HDMI\/dcmspi_0\/sndval\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/_n0046_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (786:786:1371)(786:786:1371))
          (PORT ADR0 (383:383:642)(383:383:642))
          (PORT ADR4 (731:731:1281)(731:731:1281))
          (PORT ADR3 (752:752:1336)(752:752:1336))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (255:255:428)(255:255:428))
          (PORT ADR0 (383:383:642)(383:383:642))
          (PORT ADR4 (731:731:1281)(731:731:1281))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (418:564:710)(418:564:710))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (744:844:1228)(744:844:1228))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:169)(294:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:169)(294:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (394:527:673)(394:527:673))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (748:894:1278)(748:894:1278))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:169)(294:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:169)(294:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (486:486:773)(486:486:773))
          (PORT ADR4 (747:747:1308)(747:747:1308))
          (PORT ADR3 (211:211:498)(211:211:498))
          (PORT ADR1 (256:256:439)(256:256:439))
          (PORT ADR2 (255:255:488)(255:255:488))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (486:486:773)(486:486:773))
          (PORT ADR4 (747:747:1308)(747:747:1308))
          (PORT ADR2 (255:255:488)(255:255:488))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (418:565:711)(418:565:711))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (737:828:1212)(737:828:1212))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-80:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:169)(294:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:169)(294:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE HDMI\/dcmspi_0\/sndval_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (388:498:644)(388:498:644))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (745:892:1276)(745:892:1276))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:169)(294:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:169)(294:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/dcmspi_0\/Mmux_sndval\[9\]_dval\[9\]_mux_9_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (214:214:415)(214:214:415))
          (PORT ADR3 (786:786:1390)(786:786:1390))
          (PORT ADR5 (326:326:650)(326:326:650))
          (PORT ADR0 (251:251:436)(251:251:436))
          (PORT ADR1 (487:487:765)(487:487:765))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/led1\<3\>\/HDMI\/led1\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/led1\<3\>\/HDMI\/led1\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/led1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (662:795:1149)(662:795:1149))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/sws_sync_q\[3\]_PWR_9_o_equal_9_o\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (500:500:896)(500:500:896))
          (PORT ADR3 (534:534:1028)(534:534:1028))
          (PORT ADR1 (817:817:1314)(817:817:1314))
          (PORT ADR2 (578:578:994)(578:578:994))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_select_11_OUT\<8\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (500:500:896)(500:500:896))
          (PORT ADR3 (534:534:1028)(534:534:1028))
          (PORT ADR1 (817:817:1314)(817:817:1314))
          (PORT ADR2 (578:578:994)(578:578:994))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/pclk_D_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (686:833:1187)(686:833:1187))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/led1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (656:766:1120)(656:766:1120))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_select_12_OUT\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (500:500:896)(500:500:896))
          (PORT ADR3 (535:535:974)(535:535:974))
          (PORT ADR0 (684:684:1140)(684:684:1140))
          (PORT ADR2 (578:578:986)(578:578:986))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\[3\]_GND_9_o_select_10_OUT\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (500:500:896)(500:500:896))
          (PORT ADR3 (535:535:974)(535:535:974))
          (PORT ADR0 (684:684:1140)(684:684:1140))
          (PORT ADR2 (578:578:986)(578:578:986))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/pclk_M_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (685:831:1185)(685:831:1185))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:99)(-16:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o261\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o261_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o2611)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1381:1381:2125)(1381:1381:2125))
          (PORT ADR1 (1370:1370:2155)(1370:1370:2155))
          (PORT ADR3 (407:407:801)(407:407:801))
          (PORT ADR2 (441:441:749)(441:441:749))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In6212)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (421:421:774)(421:421:774))
          (PORT ADR0 (1381:1381:2125)(1381:1381:2125))
          (PORT ADR1 (1370:1370:2155)(1370:1370:2155))
          (PORT ADR3 (407:407:801)(407:407:801))
          (PORT ADR2 (441:441:749)(441:441:749))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In61)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (780:780:1338)(780:780:1338))
          (PORT ADR0 (444:444:714)(444:444:714))
          (PORT ADR3 (586:586:1028)(586:586:1028))
          (PORT ADR1 (951:951:1467)(951:951:1467))
          (PORT ADR4 (323:323:621)(323:323:621))
          (PORT ADR2 (151:151:292)(151:151:292))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_sync\<3\>\/HDMI\/sws_sync\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_sync\<3\>\/HDMI\/sws_sync\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_sync\<3\>\/HDMI\/sws_sync\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/sws_sync\<3\>\/HDMI\/sws_sync\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:41:41)(32:41:41))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_3\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:156)(-90:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_sync_q_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_2\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:177)(-81:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:177)(-81:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_sync_q_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_1\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:177)(-81:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:177)(-81:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_sync_q_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_0\/use_fdc\.fdb)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:177)(-81:-92:-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:177)(-81:-92:-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (588:588:1029)(588:588:1029))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/sws_sync_q_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:147)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1723_inv1\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1723_inv1_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n02421_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (683:683:1058)(683:683:1058))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n02421_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1633:1633:2669)(1633:1633:2669))
          (PORT ADR2 (1869:1869:2977)(1869:1869:2977))
          (PORT ADR4 (624:624:987)(624:624:987))
          (PORT ADR5 (453:453:766)(453:453:766))
          (PORT ADR1 (826:826:1271)(826:826:1271))
          (PORT ADR3 (541:541:915)(541:541:915))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/mig_p1_cmd_bl\<5\>_183\.C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1723_inv2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1266:1266:2175)(1266:1266:2175))
          (PORT ADR2 (285:285:545)(285:285:545))
          (PORT ADR3 (383:383:702)(383:383:702))
          (PORT ADR5 (111:111:283)(111:111:283))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value\<7\>\/vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW15)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1203:1203:1885)(1203:1203:1885))
          (PORT ADR3 (634:634:1058)(634:634:1058))
          (PORT ADR2 (179:179:319)(179:179:319))
          (PORT ADR4 (1640:1640:2796)(1640:1640:2796))
          (PORT ADR5 (1579:1579:2565)(1579:1579:2565))
          (PORT ADR0 (1529:1529:2475)(1529:1529:2475))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1095:1095:1818)(1095:1095:1818))
          (PORT ADR3 (392:392:686)(392:392:686))
          (PORT ADR1 (388:388:605)(388:388:605))
          (PORT ADR4 (158:158:356)(158:158:356))
          (PORT ADR5 (544:544:936)(544:544:936))
          (PORT ADR0 (348:348:642)(348:348:642))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3214:3344:5040)(3214:3344:5040))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1309:1309:2168)(1309:1309:2168))
          (PORT ADR1 (2040:2040:3300)(2040:2040:3300))
          (PORT ADR2 (599:599:1061)(599:599:1061))
          (PORT ADR3 (901:901:1514)(901:901:1514))
          (PORT ADR0 (597:597:1038)(597:597:1038))
          (PORT ADR5 (102:102:256)(102:102:256))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW14)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1005:1005:1682)(1005:1005:1682))
          (PORT ADR0 (720:720:1117)(720:720:1117))
          (PORT ADR4 (1324:1324:2215)(1324:1324:2215))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW16)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (956:956:1561)(956:956:1561))
          (PORT ADR1 (770:770:1220)(770:770:1220))
          (PORT ADR4 (1324:1324:2215)(1324:1324:2215))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_2\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_1\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/debsw2\/transition\/HDMI\/debsw2\/transition_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw2\/transition)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:150)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:150)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/transition_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (399:399:715)(399:399:715))
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR0 (598:598:1064)(598:598:1064))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (598:598:1064)(598:598:1064))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw2\/sync_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-73:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDMI\/debsw1\/transition\/HDMI\/debsw1\/transition_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw1\/transition)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:161)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:161)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/transition_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (693:693:1177)(693:693:1177))
          (PORT ADR1 (258:258:438)(258:258:438))
          (PORT ADR4 (180:180:384)(180:180:384))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE HDMI\/sws_sync_q\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (180:180:384)(180:180:384))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw1\/sync_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/synchro_sws_3\/use_fdc\.fda)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (887:887:1451)(887:887:1451))
          (PORT ADR3 (938:938:1479)(938:938:1479))
          (PORT ADR0 (824:824:1427)(824:824:1427))
          (PORT ADR2 (743:743:1238)(743:743:1238))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In6211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (917:917:1409)(917:917:1409))
          (PORT ADR3 (911:911:1526)(911:911:1526))
          (PORT ADR2 (285:285:508)(285:285:508))
          (PORT ADR4 (751:751:1314)(751:751:1314))
          (PORT ADR0 (350:350:609)(350:350:609))
          (PORT ADR5 (16:16:124)(16:16:124))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1723_inv3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (789:789:1290)(789:789:1290))
          (PORT ADR0 (1436:1436:2331)(1436:1436:2331))
          (PORT ADR4 (177:177:387)(177:177:387))
          (PORT ADR2 (210:210:407)(210:210:407))
          (PORT ADR3 (562:562:1005)(562:562:1005))
          (PORT ADR5 (14:14:122)(14:14:122))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n02421)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (508:508:835)(508:508:835))
          (PORT ADR5 (453:453:766)(453:453:766))
          (PORT ADR0 (810:810:1244)(810:810:1244))
          (PORT ADR1 (698:698:1085)(698:698:1085))
          (PORT ADR2 (576:576:916)(576:576:916))
          (PORT ADR3 (520:520:873)(520:520:873))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3206:3395:5091)(3206:3395:5091))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1356:1356:2217)(1356:1356:2217))
          (PORT ADR4 (1891:1891:3059)(1891:1891:3059))
          (PORT ADR5 (117:117:304)(117:117:304))
          (PORT ADR2 (279:279:506)(279:279:506))
          (PORT ADR1 (518:518:813)(518:518:813))
          (PORT ADR0 (267:267:480)(267:267:480))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3212:3371:5067)(3212:3371:5067))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1342:1342:2277)(1342:1342:2277))
          (PORT ADR2 (1959:1959:3138)(1959:1959:3138))
          (PORT ADR1 (365:365:641)(365:365:641))
          (PORT ADR0 (370:370:629)(370:370:629))
          (PORT ADR4 (317:317:551)(317:317:551))
          (PORT ADR5 (419:419:746)(419:419:746))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3205:3351:5047)(3205:3351:5047))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1485:1485:2476)(1485:1485:2476))
          (PORT ADR5 (1723:1723:2801)(1723:1723:2801))
          (PORT ADR0 (250:250:420)(250:250:420))
          (PORT ADR4 (157:157:352)(157:157:352))
          (PORT ADR1 (608:608:1011)(608:608:1011))
          (PORT ADR2 (557:557:927)(557:557:927))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (3202:3349:5045)(3202:3349:5045))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1323:1323:2169)(1323:1323:2169))
          (PORT ADR2 (1811:1811:2904)(1811:1811:2904))
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR0 (306:306:543)(306:306:543))
          (PORT ADR1 (610:610:1010)(610:610:1010))
          (PORT ADR5 (102:102:256)(102:102:256))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value\[7\]_Max_Value_Previous\[7\]_LessThan_195_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (432:432:698)(432:432:698))
          (PORT ADR1 (831:831:1223)(831:831:1223))
          (PORT ADR4 (466:466:784)(466:466:784))
          (PORT ADR2 (291:291:500)(291:291:500))
          (PORT ADR3 (228:228:423)(228:228:423))
          (PORT ADR0 (385:385:656)(385:385:656))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW13)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1053:1053:1681)(1053:1053:1681))
          (PORT ADR2 (605:605:921)(605:605:921))
          (PORT ADR4 (195:195:375)(195:195:375))
          (PORT ADR1 (1822:1822:3020)(1822:1822:3020))
          (PORT ADR3 (1654:1654:2701)(1654:1654:2701))
          (PORT ADR5 (1298:1298:2111)(1298:1298:2111))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW9)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (694:694:1147)(694:694:1147))
          (PORT ADR1 (703:703:1083)(703:703:1083))
          (PORT ADR2 (286:286:499)(286:286:499))
          (PORT ADR0 (1706:1706:2849)(1706:1706:2849))
          (PORT ADR3 (1671:1671:2798)(1671:1671:2798))
          (PORT ADR4 (1321:1321:2174)(1321:1321:2174))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (538:538:816)(538:538:816))
          (PORT ADR0 (684:684:1029)(684:684:1029))
          (PORT ADR4 (568:568:930)(568:568:930))
          (PORT ADR2 (296:296:512)(296:296:512))
          (PORT ADR5 (775:775:1232)(775:775:1232))
          (PORT ADR1 (415:415:686)(415:415:686))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N303\/N303_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW10)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1089:1089:1754)(1089:1089:1754))
          (PORT ADR1 (875:875:1376)(875:875:1376))
          (PORT ADR3 (1402:1402:2386)(1402:1402:2386))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1028:1028:1682)(1028:1028:1682))
          (PORT ADR4 (469:469:753)(469:469:753))
          (PORT ADR3 (1402:1402:2386)(1402:1402:2386))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (922:922:1392)(922:922:1392))
          (PORT ADR5 (807:807:1313)(807:807:1313))
          (PORT ADR1 (536:536:825)(536:536:825))
          (PORT ADR2 (755:755:1285)(755:755:1285))
          (PORT ADR3 (166:166:336)(166:166:336))
          (PORT ADR4 (162:162:401)(162:162:401))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o22)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (251:251:532)(251:251:532))
          (PORT ADR4 (1213:1213:2087)(1213:1213:2087))
          (PORT ADR0 (639:639:1071)(639:639:1071))
          (PORT ADR5 (16:16:124)(16:16:124))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (154:154:297)(154:154:297))
          (PORT ADR0 (647:647:1087)(647:647:1087))
          (PORT ADR5 (1308:1308:2208)(1308:1308:2208))
          (PORT ADR4 (232:232:424)(232:232:424))
          (PORT ADR3 (434:434:771)(434:434:771))
          (PORT ADR1 (733:733:1124)(733:733:1124))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (570:570:921)(570:570:921))
          (PORT ADR4 (350:350:613)(350:350:613))
          (PORT ADR5 (311:311:522)(311:311:522))
          (PORT ADR1 (546:546:830)(546:546:830))
          (PORT ADR3 (399:399:639)(399:399:639))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE__n1601_inv_SW11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (806:806:1359)(806:806:1359))
          (PORT ADR1 (671:671:1002)(671:671:1002))
          (PORT ADR0 (390:390:654)(390:390:654))
          (PORT ADR3 (1798:1798:3064)(1798:1798:3064))
          (PORT ADR2 (1824:1824:2924)(1824:1824:2924))
          (PORT ADR4 (1362:1362:2227)(1362:1362:2227))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3473:3639:5460)(3473:3639:5460))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (731:731:1218)(731:731:1218))
          (PORT ADR5 (45:45:147)(45:45:147))
          (PORT ADR2 (1424:1424:2271)(1424:1424:2271))
          (PORT ADR1 (1287:1287:1991)(1287:1287:1991))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3474:3631:5452)(3474:3631:5452))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (718:718:1152)(718:718:1152))
          (PORT ADR4 (78:78:206)(78:78:206))
          (PORT ADR2 (1435:1435:2281)(1435:1435:2281))
          (PORT ADR5 (908:908:1480)(908:908:1480))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3512:3642:5463)(3512:3642:5463))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (576:576:989)(576:576:989))
          (PORT ADR4 (85:85:214)(85:85:214))
          (PORT ADR5 (1284:1284:2093)(1284:1284:2093))
          (PORT ADR2 (1061:1061:1727)(1061:1061:1727))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3464:3625:5446)(3464:3625:5446))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (765:765:1300)(765:765:1300))
          (PORT ADR4 (227:227:419)(227:227:419))
          (PORT ADR5 (1284:1284:2093)(1284:1284:2093))
          (PORT ADR2 (1040:1040:1667)(1040:1040:1667))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3522:3679:5591)(3522:3679:5591))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (979:979:1550)(979:979:1550))
          (PORT ADR4 (77:77:205)(77:77:205))
          (PORT ADR2 (1429:1429:2275)(1429:1429:2275))
          (PORT ADR5 (779:779:1275)(779:779:1275))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3560:3690:5602)(3560:3690:5602))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1103:1103:1731)(1103:1103:1731))
          (PORT ADR4 (67:67:196)(67:67:196))
          (PORT ADR5 (1278:1278:2087)(1278:1278:2087))
          (PORT ADR2 (932:932:1522)(932:932:1522))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (3512:3673:5585)(3512:3673:5585))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1126:1126:1856)(1126:1126:1856))
          (PORT ADR5 (26:26:128)(26:26:128))
          (PORT ADR3 (1496:1496:2411)(1496:1496:2411))
          (PORT ADR2 (911:911:1462)(911:911:1462))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/n02421_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:301)(109:109:301))
          (PORT ADR1 (394:394:632)(394:394:632))
          (PORT ADR5 (20:20:146)(20:20:146))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/sat\<15\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (207:207:402)(207:207:402))
          (PORT ADR4 (158:158:376)(158:158:376))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR0 (358:358:629)(358:358:629))
          (PORT ADR1 (258:258:433)(258:258:433))
          (PORT ADR2 (178:178:323)(178:178:323))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/sat\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (220:220:463)(220:220:463))
          (PORT ADR1 (390:390:601)(390:390:601))
          (PORT ADR5 (146:146:312)(146:146:312))
          (PORT ADR4 (180:180:358)(180:180:358))
          (PORT ADR2 (284:284:507)(284:284:507))
          (PORT ADR0 (399:399:640)(399:399:640))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw2\/debnced)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/sat\<15\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (98:98:327)(98:98:327))
          (PORT ADR2 (411:411:696)(411:411:696))
          (PORT ADR0 (376:376:616)(376:376:616))
          (PORT ADR5 (215:215:445)(215:215:445))
          (PORT ADR4 (186:186:387)(186:186:387))
          (PORT ADR1 (253:253:438)(253:253:438))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw2\/cntr_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw2\/cntr_en_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (39:39:141)(39:39:141))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR1 (1098:1098:1682)(1098:1098:1682))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/sat\<15\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:433)(258:258:433))
          (PORT ADR2 (178:178:323)(178:178:323))
          (PORT ADR0 (385:385:630)(385:385:630))
          (PORT ADR4 (62:62:216)(62:62:216))
          (PORT ADR5 (248:248:452)(248:248:452))
          (PORT ADR3 (207:207:402)(207:207:402))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/sat\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (263:263:486)(263:263:486))
          (PORT ADR0 (345:345:586)(345:345:586))
          (PORT ADR4 (170:170:360)(170:170:360))
          (PORT ADR3 (210:210:491)(210:210:491))
          (PORT ADR1 (453:453:754)(453:453:754))
          (PORT ADR5 (136:136:314)(136:136:314))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw1\/debnced)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-80:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/sat\<15\>3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (98:98:327)(98:98:327))
          (PORT ADR0 (359:359:587)(359:359:587))
          (PORT ADR2 (274:274:495)(274:274:495))
          (PORT ADR4 (169:169:358)(169:169:358))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR1 (253:253:438)(253:253:438))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE HDMI\/debsw1\/cntr_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:145)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE HDMI\/debsw1\/cntr_en_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (39:39:141)(39:39:141))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR3 (907:907:1544)(907:907:1544))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\-In1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (265:265:496)(265:265:496))
          (PORT ADR5 (26:26:152)(26:26:152))
          (PORT ADR1 (390:390:627)(390:390:627))
          (PORT ADR3 (114:114:269)(114:114:269))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3\-In1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (312:312:725)(312:312:725))
          (PORT ADR2 (164:164:333)(164:164:333))
          (PORT ADR0 (266:266:454)(266:266:454))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (367:367:631)(367:367:631))
          (PORT ADR3 (211:211:467)(211:211:467))
          (PORT ADR2 (260:260:485)(260:260:485))
          (PORT ADR5 (335:335:683)(335:335:683))
          (PORT ADR0 (260:260:469)(260:260:469))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous\[7\]_Max_Value\[7\]_LessThan_199_o22_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (265:265:496)(265:265:496))
          (PORT ADR5 (25:25:151)(25:25:151))
          (PORT ADR1 (389:389:626)(389:389:626))
          (PORT ADR3 (113:113:268)(113:113:268))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_xor\<9\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (275:275:522)(275:275:522))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_xor\<9\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (345:345:589)(345:345:589))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/ctr_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (790:790:1284)(790:790:1284))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:752)(455:455:752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (459:459:761)(459:459:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (786:786:1282)(786:786:1282))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_xor\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (874:874:1435)(874:874:1435))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_xor\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1221:1221:1867)(1221:1221:1867))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Up_xor\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1285:1285:2122)(1285:1285:2122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/ctr_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/hpos_cnt_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/ctr_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/ctr_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/WAIT_200us_COUNTER_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_inc_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_led_count_24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/timing_inst\/vpos_cnt_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (260:260:471)(260:260:471))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (260:260:463)(260:260:463))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (255:255:457)(255:255:457))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (255:255:457)(255:255:457))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_xor\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (521:521:905)(521:521:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_xor\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (523:523:899)(523:523:899))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Msub_Max_Value_Delta_Dn_xor\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (530:530:905)(530:530:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LED_0_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1680:1680:2570)(1680:1680:2570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LED_1_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1653:1653:2575)(1653:1653:2575))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LED_3_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1903:1903:2978)(1903:1903:2978))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LED_4_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2228:2228:3481)(2228:2228:3481))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LED_5_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4897:4897:7731)(4897:4897:7731))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LED_6_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3003:3003:4831)(3003:3003:4831))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LED_7_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2758:2758:4461)(2758:2758:4461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[10\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[11\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[12\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_obuft\[0\]\.iob_ba_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_obuft\[1\]\.iob_ba_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_obuft\[2\]\.iob_ba_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_clk\/N\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_clk\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/TMDS0\/OBUFDS\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/TMDS1\/OBUFDS\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/TMDS2\/OBUFDS\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[0\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[1\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[2\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[3\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[4\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[5\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[6\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[7\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[8\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_obuft\[9\]\.iob_addr_inst\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_cas\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_ras\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/TMDS3\/OBUFDS\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_cke\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dram_odt\.iob_odt\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/iob_we\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (191:191:234)(191:191:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_m\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_m\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1977)(1163:1163:1977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_m\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2565:2565:4194)(2565:2565:4194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_s\/D2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1330)(732:732:1330))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_s\/D3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1218:1218:1759)(1218:1218:1759))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_s\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_s\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1194)(667:667:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_s\/D4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1570:1570:2948)(1570:1570:2948))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes2\/oserdes_s\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2565:2565:4194)(2565:2565:4194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ioi_odt\.ioi_odt_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (622:622:998)(622:622:998))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_m\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_m\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1065:1065:1737)(1065:1065:1737))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_m\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1818:1818:3097)(1818:1818:3097))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[3\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (622:622:998)(622:622:998))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_s\/D2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (968:968:1576)(968:968:1576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_s\/D3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1061:1061:1798)(1061:1061:1798))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_s\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_s\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1061:1061:1798)(1061:1061:1798))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_s\/D4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1261:1261:1983)(1261:1261:1983))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clkout\/oserdes_s\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1818:1818:3097)(1818:1818:3097))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2867:2867:4765)(2867:2867:4765))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/SDI)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3206:3206:5092)(3206:3206:5092))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (752:752:1299)(752:752:1299))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/ADD)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1952:1952:3268)(1952:1952:3268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/CS)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2878:2878:4625)(2878:2878:4625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/gen_zio\.IODRP2_ZIO\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3019:3019:4942)(3019:3019:4942))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[3\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1759:1759:2844)(1759:1759:2844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[8\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1937:1937:3145)(1937:1937:3145))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_0\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_0\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_0\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_1\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_1\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_1\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_2\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_2\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_2\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_3\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_3\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_3\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_4\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_4\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_4\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_5\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_5\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_5\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_6\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_6\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_6\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_7\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_7\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_7\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_8\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_8\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_8\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_9\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_9\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_9\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[10\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2406:2406:3911)(2406:2406:3911))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[12\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1920:1920:3155)(1920:1920:3155))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[7\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1301:1301:2106)(1301:1301:2106))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/P1CMDEN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (880:880:1498)(880:880:1498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/P1RDEN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (169:169:347)(169:169:347))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/PLLCE\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (389:389:972)(389:389:972))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/PLLCE\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (389:389:972)(389:389:972))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/PLLCLK\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (389:389:972)(389:389:972))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/PLLCLK\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (389:389:972)(389:389:972))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/SYSRST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2174:2174:3395)(2174:2174:3395))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIADD)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1150)(698:698:1150))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIADDR\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1231:1231:1960)(1231:1231:1960))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIADDR\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1119:1119:1766)(1119:1119:1766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIADDR\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1124:1124:1771)(1124:1124:1771))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIADDR\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1253:1253:1938)(1253:1253:1938))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIADDR\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1382:1382:2105)(1382:1382:2105))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIBROADCAST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1186)(688:688:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UICLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UICMDEN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1054:1054:1748)(1054:1054:1748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UICS)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (296:296:545)(296:296:545))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIDONECAL)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1067:1067:1679)(1067:1067:1679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIDRPUPDATE)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1024:1024:1677)(1024:1024:1677))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UILDQSDEC)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1778:1778:2805)(1778:1778:2805))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UILDQSINC)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1825:1825:2900)(1825:1825:2900))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIREAD)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (257:257:514)(257:257:514))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UISDI)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (258:258:548)(258:258:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIUDQSDEC)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1325:1325:2098)(1325:1325:2098))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/samc_0\/UIUDQSINC)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1576:1576:2491)(1576:1576:2491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2017:2017:3297)(2017:2017:3297))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/SDI)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3331:3331:5275)(3331:3331:5275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1280)(733:733:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/ADD)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1889:1889:3113)(1889:1889:3113))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/CS)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2530:2530:4064)(2530:2530:4064))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/IODRP2_RZQ\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2155:2155:3448)(2155:2155:3448))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[14\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3064:3064:4989)(3064:3064:4989))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_10\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_10\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_10\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_11\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_11\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_11\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_12\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_12\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_12\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_13\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_13\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_13\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_14\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_14\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_14\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_15\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_15\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (166:166:168)(166:166:168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_15\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[1\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (735:735:1208)(735:735:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[0\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1975:1975:3200)(1975:1975:3200))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_dqsn_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1516:1516:2461)(1516:1516:2461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_dqsp_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1516:1516:2461)(1516:1516:2461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_cas_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (840:840:1377)(840:840:1377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_cke_0\/TRAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (629:629:1072)(629:629:1072))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[0\]\.ioi_ba_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1369)(832:832:1369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ldm_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (946:946:1586)(946:946:1586))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_ras_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (840:840:1377)(840:840:1377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[6\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (735:735:1208)(735:735:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_udm_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (946:946:1586)(946:946:1586))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[10\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1840:1840:2984)(1840:1840:2984))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[4\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1195:1195:1936)(1195:1195:1936))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[1\]\.ioi_ba_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1369)(832:832:1369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[11\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2406:2406:3911)(2406:2406:3911))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[8\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2190:2190:3555)(2190:2190:3555))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[4\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1840:1840:2984)(1840:1840:2984))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_ba_oserdes2\[2\]\.ioi_ba_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1732:1732:2812)(1732:1732:2812))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[15\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3064:3064:4989)(3064:3064:4989))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[9\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1937:1937:3145)(1937:1937:3145))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_ldm\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_ldm\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[1\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1975:1975:3200)(1975:1975:3200))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_udm\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dq_udm\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsn_0\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsn_0\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:237)(235:235:237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsn_0\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsp_0\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsp_0\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:237)(235:235:237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_dqsp_0\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_infrastructure_inst\/u_pll_adv\/CLKIN1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (306:306:548)(306:306:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_udqsn_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2621:2621:4266)(2621:2621:4266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/oserdes2_udqsp_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2621:2621:4266)(2621:2621:4266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_infrastructure_inst\/BUFPLL_MCB1\/GCLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (835:835:1381)(835:835:1381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_infrastructure_inst\/BUFPLL_MCB1\/PLLIN0)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1626:1626:1927)(1626:1626:1927))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_infrastructure_inst\/BUFPLL_MCB1\/PLLIN1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1626:1626:1927)(1626:1626:1927))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_infrastructure_inst\/BUFPLL_MCB1\/LOCKED)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:845)(697:697:845))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[5\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1195:1195:1936)(1195:1195:1936))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/ioi_we_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1732:1732:2812)(1732:1732:2812))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[2\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1630:1630:2646)(1630:1630:2646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[12\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2837:2837:4622)(2837:2837:4622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (209:209:402)(209:209:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[7\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1630:1630:2646)(1630:1630:2646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clk50m_bufgbufg\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (245:245:723)(245:245:723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[9\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2190:2190:3555)(2190:2190:3555))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[11\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2116:2116:3479)(2116:2116:3479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_sysclk_div\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (209:209:402)(209:209:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclkx2bufg\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (259:259:663)(259:259:663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[2\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1759:1759:2844)(1759:1759:2844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/ioclk_buf\/PLLIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1457:1457:1934)(1457:1457:1934))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/ioclk_buf\/GCLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (838:838:1456)(838:838:1456))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/ioclk_buf\/LOCKED)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1421:1421:1834)(1421:1421:1834))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_m\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_m\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (961:961:1697)(961:961:1697))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_m\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2673:2673:4399)(2673:2673:4399))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_s\/D2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (789:789:1420)(789:789:1420))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_s\/D3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (806:806:1435)(806:806:1435))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_s\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_s\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (711:711:1290)(711:711:1290))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_s\/D4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (644:644:1137)(644:644:1137))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes0\/oserdes_s\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2673:2673:4399)(2673:2673:4399))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[0\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (735:735:1208)(735:735:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsn_0\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsn_0\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:237)(235:235:237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsn_0\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsp_0\/T)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsp_0\/IDATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:237)(235:235:237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/dq_15_0_data\.iodrp2_udqsp_0\/ODATAIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (134:134:178)(134:134:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_addr_oserdes2\[5\]\.ioi_addr_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (735:735:1208)(735:735:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/PCLK_GEN_INST\/CLKIN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (402:402:706)(402:402:706))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[6\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1301:1301:2106)(1301:1301:2106))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_m\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_m\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (962:962:1682)(962:962:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_m\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1925:1925:3268)(1925:1925:3268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_s\/D2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (889:889:1528)(889:889:1528))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_s\/D3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (813:813:1443)(813:813:1443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_s\/CLKDIV)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_s\/D1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1455:1455:2991)(1455:1455:2991))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_s\/D4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (964:964:1680)(964:964:1680))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/oserdes1\/oserdes_s\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1925:1925:3268)(1925:1925:3268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclkbufg\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (259:259:663)(259:259:663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_dq\[13\]\.oserdes2_dq_0\/RST)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2837:2837:4622)(2837:2837:4622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/PLL_OSERDES\/PLL_ADV\/CLKIN2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (255:255:594)(255:255:594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_infrastructure_inst\/U_BUFG_CLK0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:548)(190:190:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_infrastructure_inst\/U_BUFG_CLK1\/I0)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:548)(190:190:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/FIFO_write_state_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/FIFO_wr_en\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/DRP_ADD\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/DRP_ADD\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1269:1269:1957)(1269:1269:1957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/DRP_CS\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/MCB_UIREAD\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/PLL_LOCK_R1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/PLL_LOCK_R2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/PLL_LOCK_R2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (399:399:703)(399:399:703))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/syn_uiclk_pll_lock\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/normal_operation_window\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/CKE_Train\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/CKE_Train\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (829:829:1406)(829:829:1406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/bit_cnt_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/cnt_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/cnt_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/toggle\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/DRP_ADD\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/cnt_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/cnt_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/tmdsclkint_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1253)(706:706:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/tmdsclkint_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (337:337:544)(337:337:544))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MCB_MODE_R2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MCB_MODE_R2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MCB_MODE_R1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MCB_MODE_R1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (830:830:1388)(830:830:1388))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n0q_m_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n0q_m_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n0q_m_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n1q_m_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/AddressPhase\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n1q_m_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n1q_m_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (343:343:571)(343:343:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (458:458:804)(458:458:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/grstd1\.grst_full\.rst_d1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/RST_FULL_GEN\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/cmd_en\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (584:584:982)(584:584:982))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1234)(700:700:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:822)(480:480:822))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3444)(2109:2109:3444))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2024:2024:3319)(2024:2024:3319))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2170:2170:3540)(2170:2170:3540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1720:1720:2896)(1720:1720:2896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (232:232:474)(232:232:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3444)(2109:2109:3444))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2024:2024:3319)(2024:2024:3319))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2170:2170:3540)(2170:2170:3540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1720:1720:2896)(1720:1720:2896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (601:601:996)(601:601:996))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1964:1964:3275)(1964:1964:3275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1750:1750:2921)(1750:1750:2921))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2270:2270:3735)(2270:2270:3735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2003:2003:3330)(2003:2003:3330))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (466:466:824)(466:466:824))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[9\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1964:1964:3275)(1964:1964:3275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1750:1750:2921)(1750:1750:2921))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2270:2270:3735)(2270:2270:3735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2003:2003:3330)(2003:2003:3330))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:822)(480:480:822))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[8\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1980:1980:3252)(1980:1980:3252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1729:1729:2861)(1729:1729:2861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2135:2135:3574)(2135:2135:3574))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1992:1992:3316)(1992:1992:3316))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:608)(314:314:608))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[7\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1980:1980:3252)(1980:1980:3252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1729:1729:2861)(1729:1729:2861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2135:2135:3574)(2135:2135:3574))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1992:1992:3316)(1992:1992:3316))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (474:474:840)(474:474:840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2264:2264:3654)(2264:2264:3654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3469)(2109:2109:3469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3601)(2133:2133:3601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[6\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2906)(1736:1736:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:562)(302:302:562))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (235:235:461)(235:235:461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/ram_full_fb_i\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/ram_full_fb_i\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (426:426:772)(426:426:772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/gwas\.wsts\/ram_full_i\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/state_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/state_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1211:1211:2038)(1211:1211:2038))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1378:1378:2233)(1378:1378:2233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1315:1315:2147)(1315:1315:2147))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1213:1213:2014)(1213:1213:2014))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (385:385:618)(385:385:618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/dout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/DRP_BKST\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/DRP_BKST\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (664:664:1113)(664:664:1113))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/state_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n1d_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n1d_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n1d_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/n1d_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/q_m_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1869:1869:3125)(1869:1869:3125))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db22\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1318:1318:2250)(1318:1318:2250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db21\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1467:1467:2442)(1467:1467:2442))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db20\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1566:1566:2630)(1566:1566:2630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db23\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1417:1417:2390)(1417:1417:2390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/shift_through_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/rd_not_write_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/rd_not_write_reg\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:971)(577:577:971))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/ZIO_IN_R2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/ZIO_IN_R2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:816)(443:443:816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/ZIO_IN_R1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1237)(690:690:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/ZIO_IN_R1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2755:2755:4397)(2755:2755:4397))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1546:1546:2534)(1546:1546:2534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1198:1198:2005)(1198:1198:2005))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1202:1202:1983)(1202:1202:1983))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encg\/din_q_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1208:1208:1979)(1208:1208:1979))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (300:300:595)(300:300:595))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.wr_rst_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.wr_rst_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (158:158:494)(158:158:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg_d1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (307:307:626)(307:307:626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (536:536:901)(536:536:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (160:160:496)(160:160:496))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (311:311:631)(311:311:631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (467:467:854)(467:467:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (542:542:955)(542:542:955))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (578:578:984)(578:578:984))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:988)(577:577:988))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (540:540:931)(540:540:931))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/SELFREFRESH_MODE\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (528:528:919)(528:528:919))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (232:232:443)(232:232:443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:758)(404:404:758))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (363:363:621)(363:363:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (632:632:1059)(632:632:1059))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1166)(701:701:1166))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (509:509:899)(509:509:899))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (573:573:1009)(573:573:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (256:256:473)(256:256:473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_4_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg_d2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg_d2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:782)(436:436:782))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg_d1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg_d1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (289:289:542)(289:289:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/wr_rst_asreg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/rd_rst_asreg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.rd_rst_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/rstblk\/ngwrdrst\.grst\.rd_rst_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (356:356:659)(356:356:659))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (286:286:542)(286:286:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (316:316:543)(316:316:543))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (185:185:380)(185:185:380))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (189:189:374)(189:189:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (344:344:612)(344:344:612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (206:206:407)(206:206:407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (437:437:780)(437:437:780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (434:434:782)(434:434:782))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:382)(190:190:382))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (321:321:544)(321:321:544))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:381)(190:190:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (189:189:374)(189:189:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (324:324:592)(324:324:592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:817)(480:480:817))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (324:324:591)(324:324:591))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (691:691:1238)(691:691:1238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_asreg_last_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (323:323:584)(323:323:584))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RST_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (720:720:1267)(720:720:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1151)(702:702:1151))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (720:720:1267)(720:720:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1086)(677:677:1086))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (720:720:1267)(720:720:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (630:630:1005)(630:630:1005))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (720:720:1267)(720:720:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (613:613:1022)(613:613:1022))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (485:485:771)(485:485:771))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:844)(503:503:844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:602)(355:355:602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (370:370:673)(370:370:673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (86:86:213)(86:86:213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (353:353:649)(353:353:649))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (337:337:603)(337:337:603))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (335:335:611)(335:335:611))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:601)(330:330:601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/RZQ_IN_R2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/RZQ_IN_R2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/RZQ_IN_R1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/RZQ_IN_R1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2421:2421:3814)(2421:2421:3814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (200:200:411)(200:200:411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_cy\<5\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (204:204:410)(204:204:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Madd_n0761\[11\:0\]_cy\<5\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (273:273:523)(273:273:523))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (440:440:854)(440:440:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_s_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_w_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:585)(314:314:585))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (317:317:581)(317:317:581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (212:212:418)(212:212:418))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:738)(410:410:738))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (357:357:662)(357:357:662))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (358:358:656)(358:358:656))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (376:376:621)(376:376:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d1_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (240:240:441)(240:240:441))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.wr\/wpntr\/gic0\.gc0\.count_d2_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_gc_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (636:636:1006)(636:636:1006))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (646:646:1048)(646:646:1048))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/data_reg_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (574:574:956)(574:574:956))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (295:295:572)(295:295:572))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (194:194:385)(194:194:385))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (338:338:620)(338:338:620))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (576:576:993)(576:576:993))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1069)(665:665:1069))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (657:657:1066)(657:657:1066))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_mcb_controller\/memcell_addr_reg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (656:656:1102)(656:656:1102))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (241:241:409)(241:241:409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:413)(223:223:413))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (224:224:414)(224:224:414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (233:233:424)(233:233:424))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:778)(453:453:778))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:382)(190:190:382))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (192:192:377)(192:192:377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (190:190:381)(190:190:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (189:189:374)(189:189:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (369:369:679)(369:369:679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (305:305:566)(305:305:566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (303:303:570)(303:303:570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (377:377:694)(377:377:694))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:597)(314:314:597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:615)(330:330:615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (286:286:541)(286:286:541))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (303:303:564)(303:303:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (801:801:1278)(801:801:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/wr_pntr_bin_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_w_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (231:231:400)(231:231:400))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd41\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd40\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_bin_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (298:298:557)(298:298:557))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (381:381:723)(381:381:723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (311:311:596)(311:311:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (461:461:842)(461:461:842))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (508:508:917)(508:508:917))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd28\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (334:334:617)(334:334:617))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (138:138:469)(138:138:469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (319:319:548)(319:319:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gcx\.clkx\/rd_pntr_gc_asreg_last_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (282:282:596)(282:282:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:648)(347:347:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (348:348:642)(348:348:642))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:647)(347:347:647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (697:697:1244)(697:697:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (346:346:640)(346:346:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:648)(347:347:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (349:349:643)(349:349:643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (347:347:647)(347:347:647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (346:346:640)(346:346:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/rpntr\/gc0\.count_d1_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (543:543:922)(543:543:922))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_USE_BKST\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_CMD_VALID\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd58\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1306:1306:2083)(1306:1306:2083))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1310:1310:2116)(1310:1310:2116))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1527:1527:2475)(1527:1527:2475))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (919:919:1533)(919:919:1533))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1616:1616:2670)(1616:1616:2670))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (629:629:1053)(629:629:1053))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (887:887:1427)(887:887:1427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (802:802:1347)(802:802:1347))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1210)(687:687:1210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1328:1328:2224)(1328:1328:2224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (629:629:1053)(629:629:1053))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (887:887:1427)(887:887:1427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (802:802:1347)(802:802:1347))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1210)(687:687:1210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1503:1503:2431)(1503:1503:2431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1090)(617:617:1090))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (555:555:978)(555:555:978))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:715)(394:394:715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (457:457:806)(457:457:806))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (841:841:1381)(841:841:1381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[25\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1090)(617:617:1090))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (555:555:978)(555:555:978))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:715)(394:394:715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (457:457:806)(457:457:806))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1616:1616:2670)(1616:1616:2670))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[24\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (633:633:1067)(633:633:1067))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1168)(699:699:1168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (388:388:721)(388:388:721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (468:468:842)(468:468:842))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1282:1282:2176)(1282:1282:2176))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[23\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (633:633:1067)(633:633:1067))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1168)(699:699:1168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (388:388:721)(388:388:721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (468:468:842)(468:468:842))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1375:1375:2274)(1375:1375:2274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (798:798:1367)(798:798:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1582)(971:971:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1340)(774:774:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[22\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (832:832:1387)(832:832:1387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_s_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd47\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (330:330:630)(330:330:630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd44\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1543:1543:2482)(1543:1543:2482))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1215:1215:1943)(1215:1215:1943))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1211:1211:2008)(1211:1211:2008))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/N_Term_Prev_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (875:875:1434)(875:875:1434))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db25\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (87:87:220)(87:87:220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db24\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (433:433:797)(433:433:797))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/ram_empty_i\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/ram_empty_i\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (211:211:374)(211:211:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd26\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd32\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UICMDEN\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd49\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (728:728:1275)(728:728:1275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd25\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (227:227:393)(227:227:393))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_rstsync\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_rstsync\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (438:438:781)(438:438:781))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_rstp\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1228)(681:681:1228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_rstp\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (185:185:368)(185:185:368))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_wa2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_wa3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_wa1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_wa0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/pixel_FIFO\/U0\/xst_fifo_generator\/gconvfifo\.rf\/grf\.rf\/gntv_or_sync_fifo\.gl0\.rd\/gras\.rsts\/ram_empty_fb_i\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1270)(723:723:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd36\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd29\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd27\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd27\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (193:193:402)(193:193:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/de\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/de\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1487:1487:2309)(1487:1487:2309))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIADDR_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIADDR_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIADDR_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (728:728:1275)(728:728:1275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdp_rst\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdp_rst\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1457:1457:2352)(1457:1457:2352))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/sync_gen\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1228)(681:681:1228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_ra2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_ra3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_ra1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fdc_ra0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DONE_SOFTANDHARD_CAL\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1268)(721:721:1268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd34\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd33\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd31\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd31\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (464:464:855)(464:464:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd55\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/calib_done_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/Mshreg_calib_done_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1265)(718:718:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_port1_controller\/Mshreg_calib_done_1\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (340:340:672)(340:340:672))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (257:257:421)(257:257:421))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:737)(430:430:737))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (505:505:889)(505:505:889))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_CMD_VALID\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1095:1095:1652)(1095:1095:1652))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_MEMCELL_ADDR_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (727:727:1274)(727:727:1274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIDRPUPDATE\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UIDONECAL\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_R_WB\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/de_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/Mshreg_de_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/Mshreg_de_reg\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (635:635:1125)(635:635:1125))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1383:1383:2330)(1383:1383:2330))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1591:1591:2618)(1591:1591:2618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (771:771:1280)(771:771:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (744:744:1199)(744:744:1199))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (659:659:1119)(659:659:1119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (626:626:1125)(626:626:1125))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (835:835:1358)(835:835:1358))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (771:771:1280)(771:771:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (744:744:1199)(744:744:1199))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (659:659:1119)(659:659:1119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (626:626:1125)(626:626:1125))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (987:987:1460)(987:987:1460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (739:739:1297)(739:739:1297))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1000)(577:577:1000))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (517:517:925)(517:517:925))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:851)(469:469:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1286:1286:2169)(1286:1286:2169))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[21\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (739:739:1297)(739:739:1297))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1000)(577:577:1000))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (517:517:925)(517:517:925))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:851)(469:469:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1591:1591:2618)(1591:1591:2618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[20\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (549:549:909)(549:549:909))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:940)(556:556:940))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (511:511:931)(511:511:931))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:887)(480:480:887))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (641:641:1013)(641:641:1013))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[19\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (549:549:909)(549:549:909))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:940)(556:556:940))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (511:511:931)(511:511:931))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:887)(480:480:887))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1027:1027:1582)(1027:1027:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1096)(655:655:1096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (733:733:1189)(733:733:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[18\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1135)(642:642:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1605:1605:2662)(1605:1605:2662))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (757:757:1240)(757:757:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1108)(681:681:1108))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (628:628:1019)(628:628:1019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (566:566:944)(566:566:944))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (523:523:958)(523:523:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (572:572:944)(572:572:944))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1108)(681:681:1108))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (628:628:1019)(628:628:1019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (566:566:944)(566:566:944))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (523:523:958)(523:523:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1042:1042:1613)(1042:1042:1613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (656:656:1132)(656:656:1132))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (470:470:829)(470:470:829))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (509:509:912)(509:509:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:640)(355:355:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1594:1594:2643)(1594:1594:2643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[5\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (656:656:1132)(656:656:1132))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (470:470:829)(470:470:829))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (509:509:912)(509:509:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:640)(355:355:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (757:757:1240)(757:757:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[4\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1109)(672:672:1109))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:769)(449:449:769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:918)(503:503:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (366:366:676)(366:366:676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (820:820:1329)(820:820:1329))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[3\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1109)(672:672:1109))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:769)(449:449:769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:918)(503:503:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (366:366:676)(366:366:676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (915:915:1457)(915:915:1457))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1031)(634:634:1031))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1009)(617:617:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1280)(723:723:1280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[2\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:968)(539:539:968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db19\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (302:302:562)(302:302:562))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db18\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (314:314:592)(314:314:592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db17\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (557:557:845)(557:557:845))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (684:684:1231)(684:684:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db16\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1015)(634:634:1015))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (464:464:721)(464:464:721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (491:491:702)(491:491:702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (740:740:1211)(740:740:1211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (567:567:945)(567:567:945))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:838)(451:451:838))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (611:611:947)(611:611:947))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (740:740:1211)(740:740:1211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (567:567:945)(567:567:945))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1133)(676:676:1133))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:838)(451:451:838))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (623:623:872)(623:623:872))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (689:689:1190)(689:689:1190))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (643:643:1148)(643:643:1148))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1135)(679:679:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (501:501:894)(501:501:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (440:440:700)(440:440:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[13\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (689:689:1190)(689:689:1190))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (643:643:1148)(643:643:1148))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1135)(679:679:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (501:501:894)(501:501:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (491:491:702)(491:491:702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[12\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (638:638:1062)(638:638:1062))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1105)(642:642:1105))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (544:544:974)(544:544:974))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (596:596:1088)(596:596:1088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (536:536:860)(536:536:860))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[11\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (638:638:1062)(638:638:1062))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1105)(642:642:1105))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (544:544:974)(544:544:974))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (596:596:1088)(596:596:1088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (495:495:715)(495:495:715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (766:766:1254)(766:766:1254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (556:556:935)(556:556:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (640:640:1156)(640:640:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[10\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (535:535:990)(535:535:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_2_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_2_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:783)(419:419:783))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd53\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd52\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd51\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_In_Term_Done\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd38\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1261)(714:714:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd39\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd39\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (226:226:634)(226:226:634))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd37\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd35\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1264)(717:717:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd30\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1266)(719:719:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/IODRPCTRLR_WRITE_DATA_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd50\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd48\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (683:683:1230)(683:683:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (570:570:886)(570:570:886))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (683:683:1230)(683:683:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:872)(604:604:872))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (683:683:1230)(683:683:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (87:87:220)(87:87:220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (683:683:1230)(683:683:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:841)(444:444:841))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (280:280:542)(280:280:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (213:213:434)(213:213:434))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (580:580:883)(580:580:883))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (569:569:878)(569:569:878))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (686:686:1233)(686:686:1233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1260)(713:713:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db26\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1256)(709:709:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db26\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (739:739:1119)(739:739:1119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db27\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db27\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1086)(694:694:1086))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (87:87:220)(87:87:220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:841)(444:444:841))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db29\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db29\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1109)(721:721:1109))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db28\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_db28\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (613:613:971)(613:613:971))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd54\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1263)(716:716:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1621:1621:2384)(1621:1621:2384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1805:1805:2857)(1805:1805:2857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1144:1144:1867)(1144:1144:1867))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd43\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd45\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd42\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (724:724:1271)(724:724:1271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (236:236:455)(236:236:455))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (341:341:640)(341:341:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (338:338:576)(338:338:576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1272)(725:725:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/memcell_addr_reg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (285:285:526)(285:285:526))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Active_IODRP_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Active_IODRP_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (726:726:1273)(726:726:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_g_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1041:1041:1739)(1041:1041:1739))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (722:722:1269)(722:722:1269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/P_Term_Prev_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1977:1977:3046)(1977:1977:3046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd46_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:818)(445:445:818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fd_out5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UILDQSDEC\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (648:648:981)(648:648:981))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (650:650:983)(650:650:983))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (654:654:988)(654:654:988))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/data_reg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (652:652:994)(652:652:994))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd56\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/rd_not_write_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/rd_not_write_reg\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (591:591:956)(591:591:956))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_reset\/use_fdp\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_reset\/use_fdp\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (216:216:415)(216:216:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/Hregion_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/Hregion_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (528:528:964)(528:528:964))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (516:516:890)(516:516:890))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (972:972:1437)(972:972:1437))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (734:734:1135)(734:734:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (736:736:1105)(736:736:1105))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (900:900:1467)(900:900:1467))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (385:385:724)(385:385:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (972:972:1437)(972:972:1437))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (734:734:1135)(734:734:1135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (736:736:1105)(736:736:1105))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (900:900:1467)(900:900:1467))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (740:740:1235)(740:740:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (942:942:1491)(942:942:1491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (820:820:1337)(820:820:1337))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1108)(723:723:1108))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (618:618:1008)(618:618:1008))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (504:504:943)(504:504:943))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[17\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (942:942:1491)(942:942:1491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (820:820:1337)(820:820:1337))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (723:723:1108)(723:723:1108))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (618:618:1008)(618:618:1008))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (516:516:890)(516:516:890))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[16\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (958:958:1468)(958:958:1468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (807:807:1285)(807:807:1285))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1114)(717:717:1114))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (629:629:1044)(629:629:1044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:760)(406:406:760))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[15\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (958:958:1468)(958:958:1468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (807:807:1285)(807:807:1285))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (717:717:1114)(717:717:1114))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (629:629:1044)(629:629:1044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (612:612:1078)(612:612:1078))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1480)(998:998:1480))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (995:995:1472)(995:995:1472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1239)(785:785:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[14\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1644)(1045:1045:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (927:927:1415)(927:927:1415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1057:1057:1490)(1057:1057:1490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:897)(604:604:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/RADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (610:610:963)(610:610:963))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (521:521:899)(521:521:899))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (927:927:1415)(927:927:1415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1057:1057:1490)(1057:1057:1490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:897)(604:604:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/SP\/WADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (610:610:963)(610:610:963))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (850:850:1278)(850:850:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1088)(701:701:1088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (588:588:887)(588:588:887))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/RADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (610:610:963)(610:610:963))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (653:653:1069)(653:653:1069))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (927:927:1415)(927:927:1415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1057:1057:1490)(1057:1057:1490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:897)(604:604:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/SP\/WADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (610:610:963)(610:610:963))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (938:938:1452)(938:938:1452))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1088)(673:673:1088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (690:690:1020)(690:690:1020))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/RADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (552:552:918)(552:552:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (521:521:899)(521:521:899))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (927:927:1415)(927:927:1415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1057:1057:1490)(1057:1057:1490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:897)(604:604:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[1\]\.i_RAM16X1D_U\/DP\/WADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (610:610:963)(610:610:963))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (819:819:1313)(819:819:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1094)(667:667:1094))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:894)(577:577:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/RADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (552:552:918)(552:552:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (525:525:912)(525:525:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (927:927:1415)(927:927:1415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1057:1057:1490)(1057:1057:1490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:897)(604:604:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[0\]\.i_RAM16X1D_U\/DP\/WADR5)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (610:610:963)(610:610:963))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n1d_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n1d_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n1d_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n1d_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (464:464:803)(464:464:803))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/MCB_UILDQSINC\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (238:238:427)(238:238:427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/shift_through_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd57\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd57\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (193:193:402)(193:193:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_reset\/use_fdp\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/Hregion_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/Hregion_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/Hregion_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1226)(679:679:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1224)(677:677:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (617:617:1063)(617:617:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (491:491:821)(491:491:821))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (628:628:1061)(628:628:1061))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (561:561:1012)(561:561:1012))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:852)(469:469:852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1165)(669:669:1165))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (764:764:1325)(764:764:1325))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (688:688:1235)(688:688:1235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/din_q_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (719:719:1232)(719:719:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (521:521:936)(521:521:936))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/cnt_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1234)(687:687:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/cnt_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1234)(687:687:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_dec_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_en\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/counter_en\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1183)(718:718:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd22\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (193:193:385)(193:193:385))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (244:244:444)(244:244:444))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_r_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (676:676:1223)(676:676:1223))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n1q_m_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n1q_m_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n0q_m_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n0q_m_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n0q_m_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/n1q_m_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (680:680:1227)(680:680:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:915)(518:518:915))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1245)(698:698:1245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (193:193:402)(193:193:402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/q_m_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1232)(685:685:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/dout_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/cnt_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1234)(687:687:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encr\/cnt_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1234)(687:687:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (242:242:448)(242:242:448))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (306:306:575)(306:306:575))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/DRP_CS\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:799)(439:439:799))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (307:307:614)(307:307:614))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (460:460:738)(460:460:738))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1353:1353:2082)(1353:1353:2082))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1182:1182:1818)(1182:1182:1818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1148:1148:1772)(1148:1148:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (947:947:1586)(947:947:1586))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (258:258:533)(258:258:533))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1353:1353:2082)(1353:1353:2082))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1182:1182:1818)(1182:1182:1818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1148:1148:1772)(1148:1148:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (947:947:1586)(947:947:1586))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (232:232:441)(232:232:441))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/SP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1240:1240:2045)(1240:1240:2045))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1168:1168:1886)(1168:1168:1886))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1059:1059:1643)(1059:1059:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1062:1062:1652)(1062:1062:1652))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (295:295:594)(295:295:594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[29\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1240:1240:2045)(1240:1240:2045))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1168:1168:1886)(1168:1168:1886))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1059:1059:1643)(1059:1059:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1062:1062:1652)(1062:1062:1652))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (460:460:738)(460:460:738))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[28\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1800)(1163:1163:1800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1147:1147:1826)(1147:1147:1826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (924:924:1482)(924:924:1482))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1015:1015:1665)(1015:1015:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (427:427:844)(427:427:844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[27\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/RADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1800)(1163:1163:1800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/RADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1147:1147:1826)(1147:1147:1826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/RADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (924:924:1482)(924:924:1482))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/RADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1015:1015:1665)(1015:1015:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1229)(682:682:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (501:501:882)(501:501:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/WADR1)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2203)(1399:1399:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/WADR2)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1171:1171:1808)(1171:1171:1808))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/WADR3)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1115:1115:1772)(1115:1115:1772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/pixel2x\/fifo_u\/dram16s\[26\]\.i_RAM16X1D_U\/DP\/WADR4)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1596)(963:963:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/o_b_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/bit_cnt_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (355:355:607)(355:355:607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/First_Dyn_Cal_Done\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (694:694:1241)(694:694:1241))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n1d_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n1d_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/debnced\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/cntr_en\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (574:574:1018)(574:574:1018))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/DQS_DELAY_INITIAL_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (525:525:918)(525:525:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (601:601:1040)(601:601:1040))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:910)(518:518:910))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (588:588:1015)(588:588:1015))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (560:560:1028)(560:560:1028))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (351:351:648)(351:351:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (349:349:652)(349:349:652))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1239)(692:692:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/read_data_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (353:353:650)(353:353:650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/state_FSM_FFd4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/iodrp_controller\/AddressPhase\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (704:704:1251)(704:704:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/hsync\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/Vregion_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clrbar\/Vregion_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (678:678:1225)(678:678:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n1d_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n1d_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1139)(696:696:1139))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (261:261:449)(261:261:449))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/TARGET_DQS_DELAY_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (705:705:1252)(705:705:1252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (392:392:717)(392:392:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1055)(615:615:1055))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (486:486:855)(486:486:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (590:590:1033)(590:590:1033))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (671:671:1218)(671:671:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/RstCounter_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (909:909:1521)(909:909:1521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (913:913:1528)(913:913:1528))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/count_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1850)(1163:1163:1850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (901:901:1492)(901:901:1492))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (815:815:1286)(815:815:1286))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/din_q_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (799:799:1251)(799:799:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n1q_m_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n1q_m_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n0q_m_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n0q_m_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n0q_m_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/n1q_m_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Block_Reset\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Pre_SYSRST\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (817:817:1384)(817:817:1384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1250)(703:703:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/vsync\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (668:668:1215)(668:668:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (325:325:643)(325:325:643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/q_m_reg_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (670:670:1217)(670:670:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/dout_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndm\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/DMGAP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/DMGAP\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (223:223:489)(223:223:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/GOGAP\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/GOGAP\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (158:158:351)(158:158:351))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/PROGEN\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/PROGDATA\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Rst_condition1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (693:693:1240)(693:693:1240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/active_q\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/c0_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/Mshreg_c0_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/Mshreg_c0_reg\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (653:653:1074)(653:653:1074))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/c1_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/Mshreg_c1_reg\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/Mshreg_c1_reg\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (247:247:489)(247:247:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (135:135:479)(135:135:479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/STATE_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (702:702:1249)(702:702:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (695:695:1242)(695:695:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (296:296:567)(296:296:567))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (331:331:569)(331:331:569))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (200:200:406)(200:200:406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1214)(667:667:1214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_clk_sync_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (392:392:720)(392:392:720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_3\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_3\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (135:135:488)(135:135:488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_0\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_2\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_2\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (282:282:625)(282:282:625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_2\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_1\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_1\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (399:399:724)(399:399:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_1\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_0\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_0\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (198:198:475)(198:198:475))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/clk_sws_3\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/debnced\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/cntr_en\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_0\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (666:666:1213)(666:666:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_0\/use_fdc\.fda\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2637:2637:4237)(2637:2637:4237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/cnt_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/cnt_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1216)(669:669:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/cnt_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/enc0\/encb\/cnt_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (672:672:1219)(672:672:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndd\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/VCNT\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/VCNT\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (399:399:767)(399:399:767))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/MCNT\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/MCNT\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (229:229:468)(229:229:468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_pwrup_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (664:664:1211)(664:664:1211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/switch\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (664:664:1211)(664:664:1211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/blockout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/blockout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/blockout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/blockout_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/SRL16E_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/SRL16E_0\/D)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (267:267:535)(267:267:535))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/transition\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw0\/sync_q\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/transition\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw3\/sync_q\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclk_M_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclk_D_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/led1_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclk_M_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclk_M_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclk_M_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/dcmspi_0\/sndval_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1221)(674:674:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/led1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclk_D_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/led1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/pclk_M_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (675:675:1222)(675:675:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_3\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_3\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (305:305:624)(305:305:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_sync_q_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_2\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_2\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1447:1447:2392)(1447:1447:2392))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_sync_q_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_1\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_1\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1377:1377:2344)(1377:1377:2344))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_sync_q_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_0\/use_fdc\.fdb\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_0\/use_fdc\.fdb\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1622:1622:2739)(1622:1622:2739))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/sws_sync_q_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_2\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_2\/use_fdc\.fda\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3227:3227:5159)(3227:3227:5159))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_1\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_1\/use_fdc\.fda\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3030:3030:4834)(3030:3030:4834))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/transition\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/sync_q\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (673:673:1220)(673:673:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/transition\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/sync_q\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (701:701:1248)(701:701:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_3\/use_fdc\.fda\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/synchro_sws_3\/use_fdc\.fda\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3072:3072:4960)(3072:3072:4960))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1247)(700:700:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vram\/u_ramModule\/memc3_wrapper_inst\/mcb_ui_top_inst\/mcb_raw_wrapper_inst\/gen_term_calib\.mcb_soft_calibration_top_inst\/mcb_soft_calibration_inst\/Max_Value_Previous_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (696:696:1243)(696:696:1243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/debnced\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw2\/cntr_en\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (665:665:1212)(665:665:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/debnced\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_HDMI\/debsw1\/cntr_en\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (699:699:1246)(699:699:1246))
        )
      )
  )
)
