#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* led */
#define led__0__INTTYPE CYREG_PICU6_INTTYPE3
#define led__0__MASK 0x08u
#define led__0__PC CYREG_PRT6_PC3
#define led__0__PORT 6u
#define led__0__SHIFT 3u
#define led__AG CYREG_PRT6_AG
#define led__AMUX CYREG_PRT6_AMUX
#define led__BIE CYREG_PRT6_BIE
#define led__BIT_MASK CYREG_PRT6_BIT_MASK
#define led__BYP CYREG_PRT6_BYP
#define led__CTL CYREG_PRT6_CTL
#define led__DM0 CYREG_PRT6_DM0
#define led__DM1 CYREG_PRT6_DM1
#define led__DM2 CYREG_PRT6_DM2
#define led__DR CYREG_PRT6_DR
#define led__INP_DIS CYREG_PRT6_INP_DIS
#define led__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define led__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define led__LCD_EN CYREG_PRT6_LCD_EN
#define led__MASK 0x08u
#define led__PORT 6u
#define led__PRT CYREG_PRT6_PRT
#define led__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define led__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define led__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define led__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define led__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define led__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define led__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define led__PS CYREG_PRT6_PS
#define led__SHIFT 3u
#define led__SLW CYREG_PRT6_SLW

/* led1 */
#define led1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define led1__0__MASK 0x04u
#define led1__0__PC CYREG_PRT6_PC2
#define led1__0__PORT 6u
#define led1__0__SHIFT 2u
#define led1__AG CYREG_PRT6_AG
#define led1__AMUX CYREG_PRT6_AMUX
#define led1__BIE CYREG_PRT6_BIE
#define led1__BIT_MASK CYREG_PRT6_BIT_MASK
#define led1__BYP CYREG_PRT6_BYP
#define led1__CTL CYREG_PRT6_CTL
#define led1__DM0 CYREG_PRT6_DM0
#define led1__DM1 CYREG_PRT6_DM1
#define led1__DM2 CYREG_PRT6_DM2
#define led1__DR CYREG_PRT6_DR
#define led1__INP_DIS CYREG_PRT6_INP_DIS
#define led1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define led1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define led1__LCD_EN CYREG_PRT6_LCD_EN
#define led1__MASK 0x04u
#define led1__PORT 6u
#define led1__PRT CYREG_PRT6_PRT
#define led1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define led1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define led1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define led1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define led1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define led1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define led1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define led1__PS CYREG_PRT6_PS
#define led1__SHIFT 2u
#define led1__SLW CYREG_PRT6_SLW

/* Btn_1 */
#define Btn_1__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Btn_1__0__MASK 0x02u
#define Btn_1__0__PC CYREG_PRT6_PC1
#define Btn_1__0__PORT 6u
#define Btn_1__0__SHIFT 1u
#define Btn_1__AG CYREG_PRT6_AG
#define Btn_1__AMUX CYREG_PRT6_AMUX
#define Btn_1__BIE CYREG_PRT6_BIE
#define Btn_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Btn_1__BYP CYREG_PRT6_BYP
#define Btn_1__CTL CYREG_PRT6_CTL
#define Btn_1__DM0 CYREG_PRT6_DM0
#define Btn_1__DM1 CYREG_PRT6_DM1
#define Btn_1__DM2 CYREG_PRT6_DM2
#define Btn_1__DR CYREG_PRT6_DR
#define Btn_1__INP_DIS CYREG_PRT6_INP_DIS
#define Btn_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Btn_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Btn_1__LCD_EN CYREG_PRT6_LCD_EN
#define Btn_1__MASK 0x02u
#define Btn_1__PORT 6u
#define Btn_1__PRT CYREG_PRT6_PRT
#define Btn_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Btn_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Btn_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Btn_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Btn_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Btn_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Btn_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Btn_1__PS CYREG_PRT6_PS
#define Btn_1__SHIFT 1u
#define Btn_1__SLW CYREG_PRT6_SLW

/* Btn_2 */
#define Btn_2__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Btn_2__0__MASK 0x20u
#define Btn_2__0__PC CYREG_IO_PC_PRT15_PC5
#define Btn_2__0__PORT 15u
#define Btn_2__0__SHIFT 5u
#define Btn_2__AG CYREG_PRT15_AG
#define Btn_2__AMUX CYREG_PRT15_AMUX
#define Btn_2__BIE CYREG_PRT15_BIE
#define Btn_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Btn_2__BYP CYREG_PRT15_BYP
#define Btn_2__CTL CYREG_PRT15_CTL
#define Btn_2__DM0 CYREG_PRT15_DM0
#define Btn_2__DM1 CYREG_PRT15_DM1
#define Btn_2__DM2 CYREG_PRT15_DM2
#define Btn_2__DR CYREG_PRT15_DR
#define Btn_2__INP_DIS CYREG_PRT15_INP_DIS
#define Btn_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Btn_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Btn_2__LCD_EN CYREG_PRT15_LCD_EN
#define Btn_2__MASK 0x20u
#define Btn_2__PORT 15u
#define Btn_2__PRT CYREG_PRT15_PRT
#define Btn_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Btn_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Btn_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Btn_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Btn_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Btn_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Btn_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Btn_2__PS CYREG_PRT15_PS
#define Btn_2__SHIFT 5u
#define Btn_2__SLW CYREG_PRT15_SLW

/* Out_1 */
#define Out_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Out_1__0__MASK 0x01u
#define Out_1__0__PC CYREG_PRT12_PC0
#define Out_1__0__PORT 12u
#define Out_1__0__SHIFT 0u
#define Out_1__AG CYREG_PRT12_AG
#define Out_1__BIE CYREG_PRT12_BIE
#define Out_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_1__BYP CYREG_PRT12_BYP
#define Out_1__DM0 CYREG_PRT12_DM0
#define Out_1__DM1 CYREG_PRT12_DM1
#define Out_1__DM2 CYREG_PRT12_DM2
#define Out_1__DR CYREG_PRT12_DR
#define Out_1__INP_DIS CYREG_PRT12_INP_DIS
#define Out_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Out_1__MASK 0x01u
#define Out_1__PORT 12u
#define Out_1__PRT CYREG_PRT12_PRT
#define Out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_1__PS CYREG_PRT12_PS
#define Out_1__SHIFT 0u
#define Out_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_1__SLW CYREG_PRT12_SLW

/* POT_2 */
#define POT_2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define POT_2__0__MASK 0x40u
#define POT_2__0__PC CYREG_PRT0_PC6
#define POT_2__0__PORT 0u
#define POT_2__0__SHIFT 6u
#define POT_2__AG CYREG_PRT0_AG
#define POT_2__AMUX CYREG_PRT0_AMUX
#define POT_2__BIE CYREG_PRT0_BIE
#define POT_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT_2__BYP CYREG_PRT0_BYP
#define POT_2__CTL CYREG_PRT0_CTL
#define POT_2__DM0 CYREG_PRT0_DM0
#define POT_2__DM1 CYREG_PRT0_DM1
#define POT_2__DM2 CYREG_PRT0_DM2
#define POT_2__DR CYREG_PRT0_DR
#define POT_2__INP_DIS CYREG_PRT0_INP_DIS
#define POT_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT_2__LCD_EN CYREG_PRT0_LCD_EN
#define POT_2__MASK 0x40u
#define POT_2__PORT 0u
#define POT_2__PRT CYREG_PRT0_PRT
#define POT_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT_2__PS CYREG_PRT0_PS
#define POT_2__SHIFT 6u
#define POT_2__SLW CYREG_PRT0_SLW

/* Pot_1 */
#define Pot_1__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pot_1__0__MASK 0x04u
#define Pot_1__0__PC CYREG_PRT3_PC2
#define Pot_1__0__PORT 3u
#define Pot_1__0__SHIFT 2u
#define Pot_1__AG CYREG_PRT3_AG
#define Pot_1__AMUX CYREG_PRT3_AMUX
#define Pot_1__BIE CYREG_PRT3_BIE
#define Pot_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pot_1__BYP CYREG_PRT3_BYP
#define Pot_1__CTL CYREG_PRT3_CTL
#define Pot_1__DM0 CYREG_PRT3_DM0
#define Pot_1__DM1 CYREG_PRT3_DM1
#define Pot_1__DM2 CYREG_PRT3_DM2
#define Pot_1__DR CYREG_PRT3_DR
#define Pot_1__INP_DIS CYREG_PRT3_INP_DIS
#define Pot_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pot_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pot_1__LCD_EN CYREG_PRT3_LCD_EN
#define Pot_1__MASK 0x04u
#define Pot_1__PORT 3u
#define Pot_1__PRT CYREG_PRT3_PRT
#define Pot_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pot_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pot_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pot_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pot_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pot_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pot_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pot_1__PS CYREG_PRT3_PS
#define Pot_1__SHIFT 2u
#define Pot_1__SLW CYREG_PRT3_SLW

/* testy */
#define testy__0__INTTYPE CYREG_PICU5_INTTYPE2
#define testy__0__MASK 0x04u
#define testy__0__PC CYREG_PRT5_PC2
#define testy__0__PORT 5u
#define testy__0__SHIFT 2u
#define testy__AG CYREG_PRT5_AG
#define testy__AMUX CYREG_PRT5_AMUX
#define testy__BIE CYREG_PRT5_BIE
#define testy__BIT_MASK CYREG_PRT5_BIT_MASK
#define testy__BYP CYREG_PRT5_BYP
#define testy__CTL CYREG_PRT5_CTL
#define testy__DM0 CYREG_PRT5_DM0
#define testy__DM1 CYREG_PRT5_DM1
#define testy__DM2 CYREG_PRT5_DM2
#define testy__DR CYREG_PRT5_DR
#define testy__INP_DIS CYREG_PRT5_INP_DIS
#define testy__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define testy__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define testy__LCD_EN CYREG_PRT5_LCD_EN
#define testy__MASK 0x04u
#define testy__PORT 5u
#define testy__PRT CYREG_PRT5_PRT
#define testy__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define testy__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define testy__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define testy__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define testy__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define testy__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define testy__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define testy__PS CYREG_PRT5_PS
#define testy__SHIFT 2u
#define testy__SLW CYREG_PRT5_SLW

/* SaxDac_viDAC8 */
#define SaxDac_viDAC8__CR0 CYREG_DAC1_CR0
#define SaxDac_viDAC8__CR1 CYREG_DAC1_CR1
#define SaxDac_viDAC8__D CYREG_DAC1_D
#define SaxDac_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define SaxDac_viDAC8__PM_ACT_MSK 0x02u
#define SaxDac_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define SaxDac_viDAC8__PM_STBY_MSK 0x02u
#define SaxDac_viDAC8__STROBE CYREG_DAC1_STROBE
#define SaxDac_viDAC8__SW0 CYREG_DAC1_SW0
#define SaxDac_viDAC8__SW2 CYREG_DAC1_SW2
#define SaxDac_viDAC8__SW3 CYREG_DAC1_SW3
#define SaxDac_viDAC8__SW4 CYREG_DAC1_SW4
#define SaxDac_viDAC8__TR CYREG_DAC1_TR
#define SaxDac_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define SaxDac_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define SaxDac_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define SaxDac_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define SaxDac_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define SaxDac_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define SaxDac_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define SaxDac_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define SaxDac_viDAC8__TST CYREG_DAC1_TST

/* BPM_ADC_DEC */
#define BPM_ADC_DEC__COHER CYREG_DEC_COHER
#define BPM_ADC_DEC__CR CYREG_DEC_CR
#define BPM_ADC_DEC__DR1 CYREG_DEC_DR1
#define BPM_ADC_DEC__DR2 CYREG_DEC_DR2
#define BPM_ADC_DEC__DR2H CYREG_DEC_DR2H
#define BPM_ADC_DEC__GCOR CYREG_DEC_GCOR
#define BPM_ADC_DEC__GCORH CYREG_DEC_GCORH
#define BPM_ADC_DEC__GVAL CYREG_DEC_GVAL
#define BPM_ADC_DEC__OCOR CYREG_DEC_OCOR
#define BPM_ADC_DEC__OCORH CYREG_DEC_OCORH
#define BPM_ADC_DEC__OCORM CYREG_DEC_OCORM
#define BPM_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define BPM_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define BPM_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define BPM_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define BPM_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define BPM_ADC_DEC__PM_ACT_MSK 0x01u
#define BPM_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define BPM_ADC_DEC__PM_STBY_MSK 0x01u
#define BPM_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define BPM_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define BPM_ADC_DEC__SR CYREG_DEC_SR
#define BPM_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define BPM_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define BPM_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define BPM_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define BPM_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define BPM_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define BPM_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define BPM_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* BPM_ADC_DSM */
#define BPM_ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define BPM_ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define BPM_ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define BPM_ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define BPM_ADC_DSM__CLK CYREG_DSM0_CLK
#define BPM_ADC_DSM__CR0 CYREG_DSM0_CR0
#define BPM_ADC_DSM__CR1 CYREG_DSM0_CR1
#define BPM_ADC_DSM__CR10 CYREG_DSM0_CR10
#define BPM_ADC_DSM__CR11 CYREG_DSM0_CR11
#define BPM_ADC_DSM__CR12 CYREG_DSM0_CR12
#define BPM_ADC_DSM__CR13 CYREG_DSM0_CR13
#define BPM_ADC_DSM__CR14 CYREG_DSM0_CR14
#define BPM_ADC_DSM__CR15 CYREG_DSM0_CR15
#define BPM_ADC_DSM__CR16 CYREG_DSM0_CR16
#define BPM_ADC_DSM__CR17 CYREG_DSM0_CR17
#define BPM_ADC_DSM__CR2 CYREG_DSM0_CR2
#define BPM_ADC_DSM__CR3 CYREG_DSM0_CR3
#define BPM_ADC_DSM__CR4 CYREG_DSM0_CR4
#define BPM_ADC_DSM__CR5 CYREG_DSM0_CR5
#define BPM_ADC_DSM__CR6 CYREG_DSM0_CR6
#define BPM_ADC_DSM__CR7 CYREG_DSM0_CR7
#define BPM_ADC_DSM__CR8 CYREG_DSM0_CR8
#define BPM_ADC_DSM__CR9 CYREG_DSM0_CR9
#define BPM_ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define BPM_ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define BPM_ADC_DSM__MISC CYREG_DSM0_MISC
#define BPM_ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define BPM_ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define BPM_ADC_DSM__REF0 CYREG_DSM0_REF0
#define BPM_ADC_DSM__REF1 CYREG_DSM0_REF1
#define BPM_ADC_DSM__REF2 CYREG_DSM0_REF2
#define BPM_ADC_DSM__REF3 CYREG_DSM0_REF3
#define BPM_ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define BPM_ADC_DSM__SW0 CYREG_DSM0_SW0
#define BPM_ADC_DSM__SW2 CYREG_DSM0_SW2
#define BPM_ADC_DSM__SW3 CYREG_DSM0_SW3
#define BPM_ADC_DSM__SW4 CYREG_DSM0_SW4
#define BPM_ADC_DSM__SW6 CYREG_DSM0_SW6
#define BPM_ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define BPM_ADC_DSM__TST0 CYREG_DSM0_TST0
#define BPM_ADC_DSM__TST1 CYREG_DSM0_TST1

/* BPM_ADC_Ext_CP_Clk */
#define BPM_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define BPM_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define BPM_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define BPM_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define BPM_ADC_Ext_CP_Clk__INDEX 0x00u
#define BPM_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BPM_ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define BPM_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BPM_ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* BPM_ADC_IRQ */
#define BPM_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BPM_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BPM_ADC_IRQ__INTC_MASK 0x20000000u
#define BPM_ADC_IRQ__INTC_NUMBER 29u
#define BPM_ADC_IRQ__INTC_PRIOR_NUM 7u
#define BPM_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define BPM_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BPM_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BPM_ADC_theACLK */
#define BPM_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define BPM_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define BPM_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define BPM_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define BPM_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define BPM_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define BPM_ADC_theACLK__INDEX 0x00u
#define BPM_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define BPM_ADC_theACLK__PM_ACT_MSK 0x01u
#define BPM_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define BPM_ADC_theACLK__PM_STBY_MSK 0x01u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* lcd_isr */
#define lcd_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define lcd_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define lcd_isr__INTC_MASK 0x02u
#define lcd_isr__INTC_NUMBER 1u
#define lcd_isr__INTC_PRIOR_NUM 7u
#define lcd_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define lcd_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define lcd_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* sax_clk */
#define sax_clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define sax_clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define sax_clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define sax_clk__CFG2_SRC_SEL_MASK 0x07u
#define sax_clk__INDEX 0x02u
#define sax_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define sax_clk__PM_ACT_MSK 0x04u
#define sax_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define sax_clk__PM_STBY_MSK 0x04u

/* sax_isr */
#define sax_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define sax_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define sax_isr__INTC_MASK 0x08u
#define sax_isr__INTC_NUMBER 3u
#define sax_isr__INTC_PRIOR_NUM 0u
#define sax_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define sax_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define sax_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PianoDac_viDAC8 */
#define PianoDac_viDAC8__CR0 CYREG_DAC3_CR0
#define PianoDac_viDAC8__CR1 CYREG_DAC3_CR1
#define PianoDac_viDAC8__D CYREG_DAC3_D
#define PianoDac_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define PianoDac_viDAC8__PM_ACT_MSK 0x08u
#define PianoDac_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define PianoDac_viDAC8__PM_STBY_MSK 0x08u
#define PianoDac_viDAC8__STROBE CYREG_DAC3_STROBE
#define PianoDac_viDAC8__SW0 CYREG_DAC3_SW0
#define PianoDac_viDAC8__SW2 CYREG_DAC3_SW2
#define PianoDac_viDAC8__SW3 CYREG_DAC3_SW3
#define PianoDac_viDAC8__SW4 CYREG_DAC3_SW4
#define PianoDac_viDAC8__TR CYREG_DAC3_TR
#define PianoDac_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define PianoDac_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define PianoDac_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define PianoDac_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define PianoDac_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define PianoDac_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define PianoDac_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define PianoDac_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define PianoDac_viDAC8__TST CYREG_DAC3_TST

/* PITCH_ADC_ADC_SAR */
#define PITCH_ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define PITCH_ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define PITCH_ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define PITCH_ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define PITCH_ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define PITCH_ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define PITCH_ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define PITCH_ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define PITCH_ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define PITCH_ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define PITCH_ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define PITCH_ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define PITCH_ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define PITCH_ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define PITCH_ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define PITCH_ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define PITCH_ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define PITCH_ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define PITCH_ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define PITCH_ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* PITCH_ADC_Bypass */
#define PITCH_ADC_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define PITCH_ADC_Bypass__0__MASK 0x04u
#define PITCH_ADC_Bypass__0__PC CYREG_PRT0_PC2
#define PITCH_ADC_Bypass__0__PORT 0u
#define PITCH_ADC_Bypass__0__SHIFT 2u
#define PITCH_ADC_Bypass__AG CYREG_PRT0_AG
#define PITCH_ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define PITCH_ADC_Bypass__BIE CYREG_PRT0_BIE
#define PITCH_ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define PITCH_ADC_Bypass__BYP CYREG_PRT0_BYP
#define PITCH_ADC_Bypass__CTL CYREG_PRT0_CTL
#define PITCH_ADC_Bypass__DM0 CYREG_PRT0_DM0
#define PITCH_ADC_Bypass__DM1 CYREG_PRT0_DM1
#define PITCH_ADC_Bypass__DM2 CYREG_PRT0_DM2
#define PITCH_ADC_Bypass__DR CYREG_PRT0_DR
#define PITCH_ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define PITCH_ADC_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PITCH_ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PITCH_ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define PITCH_ADC_Bypass__MASK 0x04u
#define PITCH_ADC_Bypass__PORT 0u
#define PITCH_ADC_Bypass__PRT CYREG_PRT0_PRT
#define PITCH_ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PITCH_ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PITCH_ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PITCH_ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PITCH_ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PITCH_ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PITCH_ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PITCH_ADC_Bypass__PS CYREG_PRT0_PS
#define PITCH_ADC_Bypass__SHIFT 2u
#define PITCH_ADC_Bypass__SLW CYREG_PRT0_SLW

/* PITCH_ADC_IRQ */
#define PITCH_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PITCH_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PITCH_ADC_IRQ__INTC_MASK 0x01u
#define PITCH_ADC_IRQ__INTC_NUMBER 0u
#define PITCH_ADC_IRQ__INTC_PRIOR_NUM 7u
#define PITCH_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define PITCH_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PITCH_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PITCH_ADC_theACLK */
#define PITCH_ADC_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define PITCH_ADC_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define PITCH_ADC_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define PITCH_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define PITCH_ADC_theACLK__INDEX 0x01u
#define PITCH_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PITCH_ADC_theACLK__PM_ACT_MSK 0x02u
#define PITCH_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PITCH_ADC_theACLK__PM_STBY_MSK 0x02u

/* piano_clk */
#define piano_clk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define piano_clk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define piano_clk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define piano_clk__CFG2_SRC_SEL_MASK 0x07u
#define piano_clk__INDEX 0x03u
#define piano_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define piano_clk__PM_ACT_MSK 0x08u
#define piano_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define piano_clk__PM_STBY_MSK 0x08u

/* piano_isr */
#define piano_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define piano_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define piano_isr__INTC_MASK 0x04u
#define piano_isr__INTC_NUMBER 2u
#define piano_isr__INTC_PRIOR_NUM 2u
#define piano_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define piano_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define piano_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Audio_Out1 */
#define Audio_Out1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Audio_Out1__0__MASK 0x80u
#define Audio_Out1__0__PC CYREG_PRT3_PC7
#define Audio_Out1__0__PORT 3u
#define Audio_Out1__0__SHIFT 7u
#define Audio_Out1__AG CYREG_PRT3_AG
#define Audio_Out1__AMUX CYREG_PRT3_AMUX
#define Audio_Out1__BIE CYREG_PRT3_BIE
#define Audio_Out1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Audio_Out1__BYP CYREG_PRT3_BYP
#define Audio_Out1__CTL CYREG_PRT3_CTL
#define Audio_Out1__DM0 CYREG_PRT3_DM0
#define Audio_Out1__DM1 CYREG_PRT3_DM1
#define Audio_Out1__DM2 CYREG_PRT3_DM2
#define Audio_Out1__DR CYREG_PRT3_DR
#define Audio_Out1__INP_DIS CYREG_PRT3_INP_DIS
#define Audio_Out1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Audio_Out1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Audio_Out1__LCD_EN CYREG_PRT3_LCD_EN
#define Audio_Out1__MASK 0x80u
#define Audio_Out1__PORT 3u
#define Audio_Out1__PRT CYREG_PRT3_PRT
#define Audio_Out1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Audio_Out1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Audio_Out1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Audio_Out1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Audio_Out1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Audio_Out1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Audio_Out1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Audio_Out1__PS CYREG_PRT3_PS
#define Audio_Out1__SHIFT 7u
#define Audio_Out1__SLW CYREG_PRT3_SLW

/* Audio_Out2 */
#define Audio_Out2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Audio_Out2__0__MASK 0x40u
#define Audio_Out2__0__PC CYREG_PRT3_PC6
#define Audio_Out2__0__PORT 3u
#define Audio_Out2__0__SHIFT 6u
#define Audio_Out2__AG CYREG_PRT3_AG
#define Audio_Out2__AMUX CYREG_PRT3_AMUX
#define Audio_Out2__BIE CYREG_PRT3_BIE
#define Audio_Out2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Audio_Out2__BYP CYREG_PRT3_BYP
#define Audio_Out2__CTL CYREG_PRT3_CTL
#define Audio_Out2__DM0 CYREG_PRT3_DM0
#define Audio_Out2__DM1 CYREG_PRT3_DM1
#define Audio_Out2__DM2 CYREG_PRT3_DM2
#define Audio_Out2__DR CYREG_PRT3_DR
#define Audio_Out2__INP_DIS CYREG_PRT3_INP_DIS
#define Audio_Out2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Audio_Out2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Audio_Out2__LCD_EN CYREG_PRT3_LCD_EN
#define Audio_Out2__MASK 0x40u
#define Audio_Out2__PORT 3u
#define Audio_Out2__PRT CYREG_PRT3_PRT
#define Audio_Out2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Audio_Out2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Audio_Out2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Audio_Out2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Audio_Out2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Audio_Out2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Audio_Out2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Audio_Out2__PS CYREG_PRT3_PS
#define Audio_Out2__SHIFT 6u
#define Audio_Out2__SLW CYREG_PRT3_SLW

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0u
#define LCD_Char_1_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1u
#define LCD_Char_1_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2u
#define LCD_Char_1_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3u
#define LCD_Char_1_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4u
#define LCD_Char_1_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5u
#define LCD_Char_1_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6u
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0u
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* Inst_Switch */
#define Inst_Switch__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Inst_Switch__0__MASK 0x20u
#define Inst_Switch__0__PC CYREG_PRT3_PC5
#define Inst_Switch__0__PORT 3u
#define Inst_Switch__0__SHIFT 5u
#define Inst_Switch__AG CYREG_PRT3_AG
#define Inst_Switch__AMUX CYREG_PRT3_AMUX
#define Inst_Switch__BIE CYREG_PRT3_BIE
#define Inst_Switch__BIT_MASK CYREG_PRT3_BIT_MASK
#define Inst_Switch__BYP CYREG_PRT3_BYP
#define Inst_Switch__CTL CYREG_PRT3_CTL
#define Inst_Switch__DM0 CYREG_PRT3_DM0
#define Inst_Switch__DM1 CYREG_PRT3_DM1
#define Inst_Switch__DM2 CYREG_PRT3_DM2
#define Inst_Switch__DR CYREG_PRT3_DR
#define Inst_Switch__INP_DIS CYREG_PRT3_INP_DIS
#define Inst_Switch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Inst_Switch__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Inst_Switch__LCD_EN CYREG_PRT3_LCD_EN
#define Inst_Switch__MASK 0x20u
#define Inst_Switch__PORT 3u
#define Inst_Switch__PRT CYREG_PRT3_PRT
#define Inst_Switch__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Inst_Switch__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Inst_Switch__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Inst_Switch__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Inst_Switch__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Inst_Switch__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Inst_Switch__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Inst_Switch__PS CYREG_PRT3_PS
#define Inst_Switch__SHIFT 5u
#define Inst_Switch__SLW CYREG_PRT3_SLW

/* Mode_Switch */
#define Mode_Switch__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Mode_Switch__0__MASK 0x40u
#define Mode_Switch__0__PC CYREG_PRT6_PC6
#define Mode_Switch__0__PORT 6u
#define Mode_Switch__0__SHIFT 6u
#define Mode_Switch__AG CYREG_PRT6_AG
#define Mode_Switch__AMUX CYREG_PRT6_AMUX
#define Mode_Switch__BIE CYREG_PRT6_BIE
#define Mode_Switch__BIT_MASK CYREG_PRT6_BIT_MASK
#define Mode_Switch__BYP CYREG_PRT6_BYP
#define Mode_Switch__CTL CYREG_PRT6_CTL
#define Mode_Switch__DM0 CYREG_PRT6_DM0
#define Mode_Switch__DM1 CYREG_PRT6_DM1
#define Mode_Switch__DM2 CYREG_PRT6_DM2
#define Mode_Switch__DR CYREG_PRT6_DR
#define Mode_Switch__INP_DIS CYREG_PRT6_INP_DIS
#define Mode_Switch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Mode_Switch__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Mode_Switch__LCD_EN CYREG_PRT6_LCD_EN
#define Mode_Switch__MASK 0x40u
#define Mode_Switch__PORT 6u
#define Mode_Switch__PRT CYREG_PRT6_PRT
#define Mode_Switch__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Mode_Switch__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Mode_Switch__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Mode_Switch__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Mode_Switch__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Mode_Switch__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Mode_Switch__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Mode_Switch__PS CYREG_PRT6_PS
#define Mode_Switch__SHIFT 6u
#define Mode_Switch__SLW CYREG_PRT6_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Jazzy_Dude"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
