// Seed: 3657687819
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input id_7,
    output logic id_8
);
  logic id_9;
  assign id_0 = (id_1);
  type_16 id_10 (
      id_4,
      id_1
  );
  logic id_11 = 1;
endmodule
`define pp_9 0
