# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:54 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:05:54 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:54 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 19:05:54 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:55 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 19:05:55 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:55 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:05:55 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:55 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:05:55 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:55 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:05:55 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:55 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:05:55 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:05:56 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlfterefr7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfterefr7
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/debugState \
sim:/testbench/GPU/nextState
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/override \
sim:/testbench/GPU/SRAM/nextOverride
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:09:01 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 19:09:01 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 19:09:02 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:02 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:09:02 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:02 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:09:02 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:02 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:09:02 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:02 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:09:02 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:09:03 on Nov 24,2018, Elapsed time: 0:03:07
# Errors: 0, Warnings: 482
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:09:03 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftirsevs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftirsevs
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/override \
sim:/testbench/GPU/SRAM/nextOverride
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOempty
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:17 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:11:17 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:17 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 19:11:17 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:17 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 19:11:18 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:18 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:11:18 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:18 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:11:18 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:18 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:11:18 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:18 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:11:18 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:11:19 on Nov 24,2018, Elapsed time: 0:02:16
# Errors: 0, Warnings: 386
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:11:19 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft09a6nm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft09a6nm
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOempty \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin \
sim:/testbench/GPU/SRAM/override \
sim:/testbench/GPU/SRAM/nextOverride
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/QueueReadReq \
sim:/testbench/GPU/SRAM/QueueWriteReq
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOread
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:15:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 19:15:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 19:15:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:15:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:15:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:15:13 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:15:13 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:15:13 on Nov 24,2018, Elapsed time: 0:03:54
# Errors: 0, Warnings: 386
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:15:14 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlfthmt9qy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthmt9qy
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin \
sim:/testbench/GPU/SRAM/override \
sim:/testbench/GPU/SRAM/nextOverride
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOempty
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastOpRead
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataFromSRAM
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:47 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:47:48 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:48 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 19:47:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:48 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 19:47:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:48 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:47:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:48 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:47:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:48 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:47:49 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:49 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:47:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:47:50 on Nov 24,2018, Elapsed time: 0:32:36
# Errors: 0, Warnings: 482
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:47:50 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft1az0aq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1az0aq
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/override
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataFromSRAM
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:01:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 20:01:49 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 20:01:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:01:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:01:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:01:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:01:50 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:01:50 on Nov 24,2018, Elapsed time: 0:14:00
# Errors: 0, Warnings: 290
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:01:50 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftrgqtme".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrgqtme
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/override
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:03:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 20:03:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 20:03:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:03:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(116): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:03:48 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:49 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:03:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:49 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:03:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:03:50 on Nov 24,2018, Elapsed time: 0:02:00
# Errors: 0, Warnings: 195
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:03:50 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft0cw4mc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0cw4mc
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/override
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataFromSRAM
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:31 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:50:31 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:31 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 20:50:31 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:31 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 20:50:31 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:31 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:50:31 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:31 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:50:32 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:32 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Typhoon
# End time: 20:50:32 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:32 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:50:32 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:50:33 on Nov 24,2018, Elapsed time: 0:46:43
# Errors: 0, Warnings: 387
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:50:33 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftqhc3xv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqhc3xv
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/override
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:49 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:10:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:49 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:10:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:49 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:10:49 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:50 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:10:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:50 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:10:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:50 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Typhoon
# End time: 21:10:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:50 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:10:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:10:51 on Nov 24,2018, Elapsed time: 0:20:18
# Errors: 0, Warnings: 291
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:10:51 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft8k7myd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8k7myd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/override
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:12 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:12:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:12 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:12:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:12 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:12:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:12 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:12:12 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:12 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:12:13 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:13 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Typhoon
# End time: 21:12:13 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:13 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:12:13 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:12:14 on Nov 24,2018, Elapsed time: 0:01:23
# Errors: 0, Warnings: 195
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:12:14 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftzjcws3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzjcws3
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/override
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:41 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:13:42 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:42 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:13:42 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:42 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:13:42 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:42 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:13:42 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:42 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:13:42 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:42 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Typhoon
# End time: 21:13:42 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:42 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:13:42 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:13:43 on Nov 24,2018, Elapsed time: 0:01:29
# Errors: 0, Warnings: 291
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:13:43 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftghb4r3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftghb4r3
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:15:52 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:15:52 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:15:52 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:15:52 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:15:52 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:53 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Typhoon
# End time: 21:15:53 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:53 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:15:53 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:15:54 on Nov 24,2018, Elapsed time: 0:02:11
# Errors: 0, Warnings: 99
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:15:54 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftargtjz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftargtjz
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/FIFOempty
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/roundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/override
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastOpRead
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/QueueReadReq \
sim:/testbench/GPU/SRAM/QueueWriteReq
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:59 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:20:59 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:59 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:20:59 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:59 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:20:59 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:59 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:20:59 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:59 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:21:00 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:00 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 21:21:00 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:00 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:21:00 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:21:01 on Nov 24,2018, Elapsed time: 0:05:07
# Errors: 0, Warnings: 290
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:21:01 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftw0kckv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw0kckv
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/override
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataFromSRAM
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:15 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:24:16 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:24:16 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:24:16 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:24:16 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:24:16 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 21:24:17 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:17 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:24:17 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:24:18 on Nov 24,2018, Elapsed time: 0:03:17
# Errors: 0, Warnings: 482
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:24:18 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlfti4mr34".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti4mr34
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataFromSRAM
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/override
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/nextOverride
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:32 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:26:32 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:32 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:26:32 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:32 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:26:32 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:32 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:26:33 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:33 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:26:33 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:33 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 21:26:33 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:33 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:26:33 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:26:34 on Nov 24,2018, Elapsed time: 0:02:16
# Errors: 0, Warnings: 194
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:26:34 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftb9ty1c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb9ty1c
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:29:18 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:29:18 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:29:19 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:19 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:29:19 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:19 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:29:19 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:19 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 21:29:19 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:19 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:29:19 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:29:20 on Nov 24,2018, Elapsed time: 0:02:46
# Errors: 0, Warnings: 194
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:29:20 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftm0krge".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm0krge
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:13 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:38:13 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:13 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:38:13 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:14 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:38:14 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:14 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:38:14 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:14 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:38:14 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:14 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Typhoon
# End time: 21:38:14 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:14 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:38:14 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:38:15 on Nov 24,2018, Elapsed time: 0:08:55
# Errors: 0, Warnings: 99
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:38:15 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftazn9qv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftazn9qv
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/roundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastOpRead
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOempty
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:50 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 21:48:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:50 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 21:48:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:50 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 21:48:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:50 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 21:48:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:50 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 21:48:50 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:50 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Warning: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Typhoon
# End time: 21:48:51 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:51 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:48:51 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:48:52 on Nov 24,2018, Elapsed time: 0:10:37
# Errors: 0, Warnings: 195
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:48:52 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft7rkjz6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7rkjz6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:39 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 22:06:40 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 22:06:40 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 22:06:40 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 22:06:40 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 22:06:40 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 22:06:41 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:41 on Nov 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:06:41 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:06:42 on Nov 24,2018, Elapsed time: 0:17:50
# Errors: 0, Warnings: 98
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:06:42 on Nov 24,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft4j999f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4j999f
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/roundRobin
restart -f; run  1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(73): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(87): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
# End time: 22:11:23 on Nov 24,2018, Elapsed time: 0:04:41
# Errors: 0, Warnings: 194
