

Implementation tool: Xilinx Vivado v.2024.2
Project:             dut.prj
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Fri Oct 17 00:36:51 +0800 2025

#=== Post-Implementation Resource usage ===
SLICE:          202
LUT:            437
FF:             741
DSP:              1
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     3.300
CP achieved post-synthesis:      7.215
CP achieved post-implementation: 6.836
Timing not met
