# Generated by CMake, DO NOT EDIT
# Custom rules for AMDGPUCommonTableGen
.SUFFIXES: 
all: \
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp


/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp
	echo "Updating AMDGPUGenRegisterInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp
	echo "Updating AMDGPUGenInstrInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp
	echo "Updating AMDGPUGenDAGISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp
	echo "Updating AMDGPUGenCallingConv.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp
	echo "Updating AMDGPUGenSubtargetInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp
	echo "Updating AMDGPUGenIntrinsics.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp
	echo "Updating AMDGPUGenMCCodeEmitter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp
	echo "Updating AMDGPUGenDFAPacketizer.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp
	echo "Updating AMDGPUGenAsmWriter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp
	echo "Updating AMDGPUGenAsmMatcher.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenRegisterInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-register-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenInstrInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-instr-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenDAGISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-dag-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenCallingConv.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-callingconv -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenSubtargetInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-subtarget -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenIntrinsics.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-tgt-intrinsic -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenIntrinsics.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenMCCodeEmitter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-emitter -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenDFAPacketizer.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-dfa-packetizer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenDFAPacketizer.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenAsmWriter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-writer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPUIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CaymanInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/CIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/EvergreenInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/Processors.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R600Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/R700Instructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SIRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/SISchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/VIInstructions.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td
	echo "Building AMDGPUGenAsmMatcher.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-matcher -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/AMDGPU/AMDGPU.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc.tmp
