<!doctype html>
<html>
<head>
<title>Gude!</title>
<link rel="stylesheet" href="google-code-prettify/skins/desert.css">
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/mark-lines.css">
<script src="google-code-prettify/prettify.js"></script>
</head>
<body onload="PR.prettyPrint()">
<pre class="prettyprint linenums lang-c">
extern int getenv(const char *name);
extern int foo();
extern int bar();

int
main()
{
    int rc; 
    int untainted;
    int taint = getenv("gude");

    if (rc) {
        if (taint) {
            switch (rc) {
            default:
                ;
                rc = 1;
            case 0:
                switch (rc) {
                default:
                    ;
                    rc = 1;
                case 0:
                    ;
                    int a = 1;
                    break;
                }
                int a = 1;
                break;
            }
        }
        int u = 0;
    }
    int a = 0;

    if (untainted) {
        a = 1;
    } else {
        a = 2;
    }

    switch (untainted) {
    case 0:
        ;
        int a = 0;
        break;
    }

    return rc;
}

</pre>
<div>
0 2018-Dec-29 12:16:26.078611 - [DEBUG] Set-up the command-line parameters<br>
1 2018-Dec-29 12:16:26.079032 - [INFO] Chosen operation mode: 'phasarLLVM'<br>
2 2018-Dec-29 12:16:26.079378 - [INFO] No configuration file is used.<br>
3 2018-Dec-29 12:16:26.079455 - [INFO] Program options have been successfully parsed.<br>
4 2018-Dec-29 12:16:26.079547 - [INFO] Check program options for logical errors.<br>
5 2018-Dec-29 12:16:26.079636 - [INFO] Set-up IR database.<br>
6 2018-Dec-29 12:16:26.088557 - [INFO] Constructed the analysis controller.<br>
7 2018-Dec-29 12:16:26.088674 - [INFO] Found the following IR files for this project: <br>
8 2018-Dec-29 12:16:26.088736 - [INFO] 	main.ll<br>
9 2018-Dec-29 12:16:26.088795 - [INFO] Check for chosen entry points.<br>
10 2018-Dec-29 12:16:26.088856 - [INFO] link all llvm modules into a single module for WPA ...<br>
<br>
11 2018-Dec-29 12:16:26.088915 - [INFO] link all llvm modules into a single module for WPA ended<br>
<br>
12 2018-Dec-29 12:16:26.088975 - [INFO] Preprocess module: main.ll<br>
13 2018-Dec-29 12:16:26.089320 - [INFO] Running GeneralStatisticsPass<br>
14 2018-Dec-29 12:16:26.089496 - [INFO] Running ValueAnnotationPass<br>
15 2018-Dec-29 12:16:26.090170 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'<br>
<br>
16 2018-Dec-29 12:16:26.090234 - [INFO] Allocated Types    : 1<br>
17 2018-Dec-29 12:16:26.090298 - [INFO] Allocation Sites   : 9<br>
18 2018-Dec-29 12:16:26.090356 - [INFO] Basic Blocks       : 16<br>
19 2018-Dec-29 12:16:26.090414 - [INFO] Calls Sites        : 9<br>
20 2018-Dec-29 12:16:26.090472 - [INFO] Functions          : 3<br>
21 2018-Dec-29 12:16:26.090529 - [INFO] Globals            : 1<br>
22 2018-Dec-29 12:16:26.090587 - [INFO] Global Pointer     : 1<br>
23 2018-Dec-29 12:16:26.090645 - [INFO] Instructions       : 55<br>
24 2018-Dec-29 12:16:26.090702 - [INFO] Memory Intrinsics  : 0<br>
25 2018-Dec-29 12:16:26.090760 - [INFO] Store Instructions : 11<br>
26 2018-Dec-29 12:16:26.090817 - [INFO]  <br>
27 2018-Dec-29 12:16:26.090892 - [INFO]   i32<br>
28 2018-Dec-29 12:16:26.091882 - [DEBUG] Analyzing function: main<br>
29 2018-Dec-29 12:16:26.092455 - [INFO] Reconstruct the class hierarchy.<br>
30 2018-Dec-29 12:16:26.092526 - [INFO] Construct type hierarchy<br>
31 2018-Dec-29 12:16:26.092586 - [DEBUG] Analyse types in module: main.ll<br>
32 2018-Dec-29 12:16:26.092823 - [DEBUG] Reconstruct virtual function table for module: main.ll<br>
33 2018-Dec-29 12:16:26.092892 - [INFO] Reconstruction of class hierarchy completed.<br>
34 2018-Dec-29 12:16:26.092954 - [INFO] Starting CallGraphAnalysisType: OTF<br>
35 2018-Dec-29 12:16:26.093076 - [DEBUG] Walking in function: main<br>
36 2018-Dec-29 12:16:26.093163 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25, ID: 11<br>
37 2018-Dec-29 12:16:26.093675 - [DEBUG] Found 1 possible target(s)<br>
38 2018-Dec-29 12:16:26.093735 - [DEBUG] Target name: llvm.dbg.declare<br>
39 2018-Dec-29 12:16:26.093821 - [DEBUG] Walking in function: llvm.dbg.declare<br>
40 2018-Dec-29 12:16:26.093885 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
41 2018-Dec-29 12:16:26.093948 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28, ID: 12<br>
42 2018-Dec-29 12:16:26.094379 - [DEBUG] Found 1 possible target(s)<br>
43 2018-Dec-29 12:16:26.094438 - [DEBUG] Target name: llvm.dbg.declare<br>
44 2018-Dec-29 12:16:26.094513 - [DEBUG] Walking in function: llvm.dbg.declare<br>
45 2018-Dec-29 12:16:26.094575 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
46 2018-Dec-29 12:16:26.094638 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31, ID: 13<br>
47 2018-Dec-29 12:16:26.095087 - [DEBUG] Found 1 possible target(s)<br>
48 2018-Dec-29 12:16:26.095158 - [DEBUG] Target name: llvm.dbg.declare<br>
49 2018-Dec-29 12:16:26.095234 - [DEBUG] Walking in function: llvm.dbg.declare<br>
50 2018-Dec-29 12:16:26.095297 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
51 2018-Dec-29 12:16:26.095360 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
52 2018-Dec-29 12:16:26.095858 - [DEBUG] Found 1 possible target(s)<br>
53 2018-Dec-29 12:16:26.095918 - [DEBUG] Target name: getenv<br>
54 2018-Dec-29 12:16:26.095998 - [DEBUG] Walking in function: getenv<br>
55 2018-Dec-29 12:16:26.096061 - [DEBUG] Function already visited or only declaration: getenv<br>
56 2018-Dec-29 12:16:26.096128 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
57 2018-Dec-29 12:16:26.096554 - [DEBUG] Found 1 possible target(s)<br>
58 2018-Dec-29 12:16:26.096613 - [DEBUG] Target name: llvm.dbg.declare<br>
59 2018-Dec-29 12:16:26.096688 - [DEBUG] Walking in function: llvm.dbg.declare<br>
60 2018-Dec-29 12:16:26.096750 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
61 2018-Dec-29 12:16:26.096814 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
62 2018-Dec-29 12:16:26.097240 - [DEBUG] Found 1 possible target(s)<br>
63 2018-Dec-29 12:16:26.097299 - [DEBUG] Target name: llvm.dbg.declare<br>
64 2018-Dec-29 12:16:26.097374 - [DEBUG] Walking in function: llvm.dbg.declare<br>
65 2018-Dec-29 12:16:26.097437 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
66 2018-Dec-29 12:16:26.097501 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83, ID: 37<br>
67 2018-Dec-29 12:16:26.097927 - [DEBUG] Found 1 possible target(s)<br>
68 2018-Dec-29 12:16:26.097986 - [DEBUG] Target name: llvm.dbg.declare<br>
69 2018-Dec-29 12:16:26.098089 - [DEBUG] Walking in function: llvm.dbg.declare<br>
70 2018-Dec-29 12:16:26.098155 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
71 2018-Dec-29 12:16:26.098219 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89, ID: 40<br>
72 2018-Dec-29 12:16:26.098653 - [DEBUG] Found 1 possible target(s)<br>
73 2018-Dec-29 12:16:26.098713 - [DEBUG] Target name: llvm.dbg.declare<br>
74 2018-Dec-29 12:16:26.098788 - [DEBUG] Walking in function: llvm.dbg.declare<br>
75 2018-Dec-29 12:16:26.098850 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
76 2018-Dec-29 12:16:26.098916 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113, ID: 51<br>
77 2018-Dec-29 12:16:26.099343 - [DEBUG] Found 1 possible target(s)<br>
78 2018-Dec-29 12:16:26.099402 - [DEBUG] Target name: llvm.dbg.declare<br>
79 2018-Dec-29 12:16:26.099478 - [DEBUG] Walking in function: llvm.dbg.declare<br>
80 2018-Dec-29 12:16:26.099541 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
81 2018-Dec-29 12:16:26.099603 - [INFO] Call graph has been constructed<br>
82 2018-Dec-29 12:16:26.099665 - [INFO] Performing analysis: plugin<br>
83 2018-Dec-29 12:16:26.099732 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'<br>
84 2018-Dec-29 12:16:26.100227 - [INFO] Solving plugin: mono<br>
PhASAR v1218<br>
A LLVM-based static analysis framework<br>
<br>
--- Configuration ---<br>
Project ID: myphasarproject<br>
Graph ID: 123456<br>
Module(s): main.ll <br>
Data-flow analysis: plugin <br>
WPA: 1<br>
Mem2reg: 0<br>
Print edge recorder: 0<br>
Analysis plugin(s): <br>
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so<br>
Output: results.json<br>
All modules loaded<br>
PTG construction ...<br>
PTG construction ended<br>
DONE<br>
init - MonoIntraEnvironmentVariableTracing<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %untainted = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
<br>
  %a5 = alloca i32, align 4, !phasar.instruction.id !17<br>
Got operands checking instruction (alloca)<br>
<br>
  %u = alloca i32, align 4, !phasar.instruction.id !18<br>
Got operands checking instruction (alloca)<br>
<br>
  %a8 = alloca i32, align 4, !phasar.instruction.id !19<br>
Got operands checking instruction (alloca)<br>
<br>
  %a13 = alloca i32, align 4, !phasar.instruction.id !20<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !21<br>
Got store instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31<br>
Got call instruction<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33<br>
Got call instruction<br>
Adding call instruction fact<br>
Adding line: 10<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34<br>
Got store instruction<br>
Adding store instruction<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37<br>
Got load instruction<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38<br>
Got operands checking instruction (icmp)<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40<br>
Got branch instruction<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40<br>
Got branch instruction<br>
Adding line: 10<br>
Adding line: 10<br>
<br>
  %1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44<br>
Got load instruction<br>
Adding load instruction fact<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
<br>
  %tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45<br>
Got operands checking instruction (icmp)<br>
Adding fact<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
<br>
  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 13<br>
<br>
  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 13<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !51, !phasar.instruction.id !52<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !51, !phasar.instruction.id !52<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
<br>
  br label %sw.bb, !dbg !56, !phasar.instruction.id !57<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
<br>
  switch i32 %3, label %sw.default3 [<br>
    i32 0, label %sw.bb4<br>
  ], !dbg !60, !phasar.instruction.id !61<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
<br>
  switch i32 %3, label %sw.default3 [<br>
    i32 0, label %sw.bb4<br>
  ], !dbg !60, !phasar.instruction.id !61<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
<br>
  br label %sw.bb4, !dbg !65, !phasar.instruction.id !66<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
Adding line: 25<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
<br>
  br label %sw.epilog, !dbg !71, !phasar.instruction.id !72<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
<br>
  store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br label %if.end, !dbg !79, !phasar.instruction.id !80<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 13<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83<br>
Got call instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84<br>
Got store instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br label %if.end7, !dbg !85, !phasar.instruction.id !86<br>
Got branch instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89<br>
Got call instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90<br>
Got store instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  %4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93<br>
Got load instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  %tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94<br>
Got operands checking instruction (icmp)<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96<br>
Got branch instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96<br>
Got branch instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99<br>
Got store instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br label %if.end11, !dbg !100, !phasar.instruction.id !101<br>
Got branch instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104<br>
Got store instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br label %if.end11, !phasar.instruction.id !105<br>
Got branch instruction<br>
<br>
  %5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107<br>
Got load instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  switch i32 %5, label %sw.epilog14 [<br>
    i32 0, label %sw.bb12<br>
  ], !dbg !108, !phasar.instruction.id !109<br>
Got switch instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  switch i32 %5, label %sw.epilog14 [<br>
    i32 0, label %sw.bb12<br>
  ], !dbg !108, !phasar.instruction.id !109<br>
Got switch instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113<br>
Got call instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114<br>
Got store instruction<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
<br>
  br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116<br>
Got branch instruction<br>
<br>
  %6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118<br>
Got load instruction<br>
Adding load instruction fact<br>
Adding line: 22<br>
Adding line: 17<br>
Adding line: 10<br>
Adding line: 10<br>
Adding line: 13<br>
Adding line: 13<br>
Adding line: 14<br>
Adding line: 19<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 28<br>
Adding line: 28<br>
Adding line: 49<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34<br>
Got store instruction<br>
Adding store instruction<br>
<br>
  %0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37<br>
Got load instruction<br>
<br>
  %tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38<br>
Got operands checking instruction (icmp)<br>
<br>
  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40<br>
Got branch instruction<br>
<br>
  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40<br>
Got branch instruction<br>
<br>
  %1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89<br>
Got call instruction<br>
<br>
  %tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45<br>
Got operands checking instruction (icmp)<br>
Adding fact<br>
<br>
  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
<br>
  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83<br>
Got call instruction<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !51, !phasar.instruction.id !52<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !51, !phasar.instruction.id !52<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59<br>
<br>
  br label %sw.bb, !dbg !56, !phasar.instruction.id !57<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59<br>
<br>
  switch i32 %3, label %sw.default3 [<br>
    i32 0, label %sw.bb4<br>
  ], !dbg !60, !phasar.instruction.id !61<br>
<br>
  switch i32 %3, label %sw.default3 [<br>
    i32 0, label %sw.bb4<br>
  ], !dbg !60, !phasar.instruction.id !61<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69<br>
<br>
  br label %sw.bb4, !dbg !65, !phasar.instruction.id !66<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70<br>
<br>
  br label %sw.epilog, !dbg !71, !phasar.instruction.id !72<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75<br>
<br>
  store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76<br>
<br>
  br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78<br>
<br>
  br label %if.end, !dbg !79, !phasar.instruction.id !80<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83<br>
Got call instruction<br>
<br>
  store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84<br>
Got store instruction<br>
<br>
  br label %if.end7, !dbg !85, !phasar.instruction.id !86<br>
Got branch instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89<br>
Got call instruction<br>
<br>
  store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90<br>
Got store instruction<br>
<br>
  %4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93<br>
Got load instruction<br>
<br>
  %tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94<br>
Got operands checking instruction (icmp)<br>
<br>
  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96<br>
Got branch instruction<br>
<br>
  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96<br>
Got branch instruction<br>
<br>
  store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99<br>
Got store instruction<br>
<br>
  store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104<br>
Got store instruction<br>
<br>
  br label %if.end11, !dbg !100, !phasar.instruction.id !101<br>
Got branch instruction<br>
<br>
  %5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107<br>
Got load instruction<br>
<br>
  br label %if.end11, !phasar.instruction.id !105<br>
Got branch instruction<br>
<br>
  switch i32 %5, label %sw.epilog14 [<br>
    i32 0, label %sw.bb12<br>
  ], !dbg !108, !phasar.instruction.id !109<br>
Got switch instruction<br>
<br>
  switch i32 %5, label %sw.epilog14 [<br>
    i32 0, label %sw.bb12<br>
  ], !dbg !108, !phasar.instruction.id !109<br>
Got switch instruction<br>
<br>
  %6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113<br>
Got call instruction<br>
<br>
  store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114<br>
Got store instruction<br>
<br>
  br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116<br>
Got branch instruction<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %untainted = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34<br>
Got store instruction<br>
Adding store instruction<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33<br>
Got call instruction<br>
Adding call instruction fact<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !21<br>
Got store instruction<br>
<br>
  %a8 = alloca i32, align 4, !phasar.instruction.id !19<br>
Got operands checking instruction (alloca)<br>
<br>
  %u = alloca i32, align 4, !phasar.instruction.id !18<br>
Got operands checking instruction (alloca)<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
<br>
  %a5 = alloca i32, align 4, !phasar.instruction.id !17<br>
Got operands checking instruction (alloca)<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25<br>
Got call instruction<br>
<br>
  %a13 = alloca i32, align 4, !phasar.instruction.id !20<br>
Got operands checking instruction (alloca)<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31<br>
Got call instruction<br>
<br>
  %0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37<br>
Got load instruction<br>
<br>
  %tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38<br>
Got operands checking instruction (icmp)<br>
<br>
  %1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  %4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93<br>
Got load instruction<br>
<br>
  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40<br>
Got branch instruction<br>
<br>
  %tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45<br>
Got operands checking instruction (icmp)<br>
Adding fact<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50<br>
<br>
  br label %if.end7, !dbg !85, !phasar.instruction.id !86<br>
Got branch instruction<br>
<br>
  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47<br>
Got branch instruction<br>
Adding conditional branch instruction fact<br>
<br>
  br label %sw.bb, !dbg !56, !phasar.instruction.id !57<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !51, !phasar.instruction.id !52<br>
<br>
  br label %sw.bb4, !dbg !65, !phasar.instruction.id !66<br>
<br>
  br label %if.end, !dbg !79, !phasar.instruction.id !80<br>
<br>
  switch i32 %3, label %sw.default3 [<br>
    i32 0, label %sw.bb4<br>
  ], !dbg !60, !phasar.instruction.id !61<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70<br>
<br>
  br label %sw.epilog, !dbg !71, !phasar.instruction.id !72<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75<br>
<br>
  store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76<br>
<br>
  br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83<br>
Got call instruction<br>
<br>
  store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84<br>
Got store instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89<br>
Got call instruction<br>
<br>
  store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90<br>
Got store instruction<br>
<br>
  %tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94<br>
Got operands checking instruction (icmp)<br>
<br>
  %5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107<br>
Got load instruction<br>
<br>
  br label %if.end11, !phasar.instruction.id !105<br>
Got branch instruction<br>
<br>
  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96<br>
Got branch instruction<br>
<br>
  store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99<br>
Got store instruction<br>
<br>
  br label %if.end11, !dbg !100, !phasar.instruction.id !101<br>
Got branch instruction<br>
<br>
  store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104<br>
Got store instruction<br>
<br>
  %6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116<br>
Got branch instruction<br>
<br>
  switch i32 %5, label %sw.epilog14 [<br>
    i32 0, label %sw.bb12<br>
  ], !dbg !108, !phasar.instruction.id !109<br>
Got switch instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113<br>
Got call instruction<br>
<br>
  store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114<br>
Got store instruction<br>
<br>
  ret i32 %6, !dbg !119, !phasar.instruction.id !120worklist size: 60<br>
worklist size: 59<br>
worklist size: 58<br>
worklist size: 57<br>
worklist size: 56<br>
worklist size: 55<br>
worklist size: 54<br>
worklist size: 53<br>
worklist size: 52<br>
worklist size: 51<br>
worklist size: 50<br>
worklist size: 49<br>
worklist size: 48<br>
worklist size: 47<br>
worklist size: 47<br>
worklist size: 47<br>
worklist size: 47<br>
worklist size: 48<br>
worklist size: 48<br>
worklist size: 48<br>
worklist size: 48<br>
worklist size: 49<br>
worklist size: 49<br>
worklist size: 49<br>
worklist size: 50<br>
worklist size: 50<br>
worklist size: 50<br>
worklist size: 50<br>
worklist size: 50<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 51<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 51<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 52<br>
worklist size: 51<br>
worklist size: 50<br>
worklist size: 49<br>
worklist size: 48<br>
worklist size: 47<br>
worklist size: 46<br>
worklist size: 45<br>
worklist size: 44<br>
worklist size: 43<br>
worklist size: 42<br>
worklist size: 41<br>
worklist size: 40<br>
worklist size: 39<br>
worklist size: 38<br>
worklist size: 37<br>
worklist size: 36<br>
worklist size: 35<br>
worklist size: 34<br>
worklist size: 33<br>
worklist size: 32<br>
worklist size: 31<br>
worklist size: 30<br>
worklist size: 29<br>
worklist size: 28<br>
worklist size: 27<br>
worklist size: 26<br>
worklist size: 25<br>
worklist size: 24<br>
worklist size: 23<br>
worklist size: 22<br>
worklist size: 21<br>
worklist size: 20<br>
worklist size: 19<br>
worklist size: 18<br>
worklist size: 17<br>
worklist size: 16<br>
worklist size: 15<br>
worklist size: 14<br>
worklist size: 13<br>
worklist size: 12<br>
worklist size: 11<br>
worklist size: 10<br>
worklist size: 9<br>
worklist size: 8<br>
worklist size: 7<br>
worklist size: 6<br>
worklist size: 5<br>
worklist size: 4<br>
worklist size: 3<br>
worklist size: 2<br>
worklist size: 1<br>
LLVM-Intra-Monotone solver results:<br>
-----------------------------------<br>
Instruction:<br>
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%untainted = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
<br>
<br>
Instruction:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
Facts:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %retval, align 4, !phasar.instruction.id !21, ID: 10<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a8 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%u = alloca i32, align 4, !phasar.instruction.id !18, ID: 7<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a5 = alloca i32, align 4, !phasar.instruction.id !17, ID: 6<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28, ID: 12<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25, ID: 11<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a13 = alloca i32, align 4, !phasar.instruction.id !20, ID: 9<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%taint = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31, ID: 13<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38, ID: 17<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93, ID: 42<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40, ID: 18<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
<br>
<br>
Instruction:<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
<br>
<br>
Instruction:<br>
br label %if.end7, !dbg !85, !phasar.instruction.id !86, ID: 39<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
<br>
<br>
Instruction:<br>
br label %sw.bb, !dbg !56, !phasar.instruction.id !57, ID: 25<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
<br>
<br>
Instruction:<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
<br>
<br>
Instruction:<br>
switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !51, !phasar.instruction.id !52, ID: 23<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
<br>
<br>
Instruction:<br>
br label %sw.bb4, !dbg !65, !phasar.instruction.id !66, ID: 29<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
<br>
<br>
Instruction:<br>
br label %if.end, !dbg !79, !phasar.instruction.id !80, ID: 36<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
switch i32 %3, label %sw.default3 [<br>
    i32 0, label %sw.bb4<br>
  ], !dbg !60, !phasar.instruction.id !61, ID: 27<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog, !dbg !71, !phasar.instruction.id !72, ID: 32<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78, ID: 35<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83, ID: 37<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84, ID: 38<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89, ID: 40<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90, ID: 41<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
%tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94, ID: 43<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
%5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107, ID: 49<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
br label %if.end11, !phasar.instruction.id !105, ID: 48<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96, ID: 44<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99, ID: 45<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
br label %if.end11, !dbg !100, !phasar.instruction.id !101, ID: 46<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104, ID: 47<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
%6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118, ID: 54<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116, ID: 53<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
switch i32 %5, label %sw.epilog14 [<br>
    i32 0, label %sw.bb12<br>
  ], !dbg !108, !phasar.instruction.id !109, ID: 50<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113, ID: 51<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114, ID: 52<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 85 2018-Dec-29 12:16:26.321424 - [INFO] Write results to file<br>
86 2018-Dec-29 12:16:26.321631 - [INFO] Shutdown llvm and the analysis framework.<br>
<br>
22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
<br>
<br>
Instruction:<br>
ret i32 %6, !dbg !119, !phasar.instruction.id !120, ID: 55<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28<br>
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24<br>
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19<br>
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20<br>
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30<br>
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33<br>
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34<br>
%6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118, ID: 54<br>
<br>
<br>
</div>
</body>
</html>
