vhdl xil_defaultlib  \
"../../../../dice.gen/sources_1/ip/dsp_msub/sim/dsp_msub.vhd" \

# Do not sort compile order
nosort
