<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/dv/sv/tl_agent/seq_lib/tl_host_single_seq.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// Extend host seq to send single specific item constructed by the caller</span>
<a name="l-6"></a><span class="k">class</span> <span class="n">tl_host_single_seq</span> <span class="k">extends</span> <span class="n">tl_host_seq</span><span class="p">;</span>
<a name="l-7"></a>    <span class="k">rand</span> <span class="k">bit</span>                       <span class="n">write</span><span class="p">;</span>
<a name="l-8"></a>    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">addr</span><span class="p">;</span>
<a name="l-9"></a>    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="n">OpcodeWidth</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">opcode</span><span class="p">;</span>
<a name="l-10"></a>    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_SZW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">size</span><span class="p">;</span>
<a name="l-11"></a>    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_AIW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">source</span><span class="p">;</span>
<a name="l-12"></a>    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_DBW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mask</span><span class="p">;</span>
<a name="l-13"></a>    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_DW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">data</span><span class="p">;</span>
<a name="l-14"></a>
<a name="l-15"></a>    <span class="c1">// for most cases, upper seq just needs to provide addr[$:2], data, mask value, write.</span>
<a name="l-16"></a>    <span class="c1">// addr[1:0]/size/source/opcode can be randomized in tl_seq_item based on mask value</span>
<a name="l-17"></a>    <span class="k">bit</span> <span class="n">control_addr_alignment</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-18"></a>    <span class="k">bit</span> <span class="n">control_rand_size</span>      <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-19"></a>    <span class="k">bit</span> <span class="n">control_rand_source</span>    <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-20"></a>    <span class="k">bit</span> <span class="n">control_rand_opcode</span>    <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-21"></a>
<a name="l-22"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">tl_host_single_seq</span><span class="p">)</span>
<a name="l-23"></a>  <span class="no">`uvm_object_new</span>
<a name="l-24"></a>
<a name="l-25"></a>  <span class="k">constraint</span> <span class="n">req_cnt_eq_1_c</span> <span class="p">{</span> <span class="n">req_cnt</span> <span class="o">==</span> <span class="mh">1</span><span class="p">;</span> <span class="p">}</span>
<a name="l-26"></a>
<a name="l-27"></a>  <span class="k">virtual</span> <span class="k">function</span> <span class="k">void</span> <span class="n">randomize_req</span><span class="p">(</span><span class="n">tl_seq_item</span> <span class="n">req</span><span class="p">,</span> <span class="k">int</span> <span class="n">idx</span><span class="p">);</span>
<a name="l-28"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">req</span><span class="p">.</span><span class="n">randomize</span><span class="p">()</span> <span class="k">with</span> <span class="p">{</span>
<a name="l-29"></a>        <span class="n">a_valid_delay</span> <span class="k">inside</span> <span class="p">{[</span><span class="nl">min_req_delay:</span><span class="n">max_req_delay</span><span class="p">]};</span>
<a name="l-30"></a>        <span class="n">a_data</span> <span class="o">==</span> <span class="n">data</span><span class="p">;</span>
<a name="l-31"></a>        <span class="n">a_mask</span> <span class="o">==</span> <span class="n">mask</span><span class="p">;</span>
<a name="l-32"></a>        <span class="n">a_addr</span><span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="n">addr</span><span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">];</span>
<a name="l-33"></a>        <span class="n">control_addr_alignment</span> <span class="o">-&gt;</span> <span class="n">a_addr</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">addr</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-34"></a>        <span class="n">control_rand_size</span>      <span class="o">-&gt;</span> <span class="n">a_size</span> <span class="o">==</span> <span class="n">size</span><span class="p">;</span>
<a name="l-35"></a>        <span class="n">control_rand_source</span>    <span class="o">-&gt;</span> <span class="n">a_source</span> <span class="o">==</span> <span class="n">source</span><span class="p">;</span>
<a name="l-36"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">control_rand_opcode</span><span class="p">)</span> <span class="p">{</span>
<a name="l-37"></a>          <span class="n">a_opcode</span> <span class="o">==</span> <span class="n">opcode</span><span class="p">;</span>
<a name="l-38"></a>        <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
<a name="l-39"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">write</span><span class="p">)</span> <span class="p">{</span>
<a name="l-40"></a>            <span class="n">a_opcode</span> <span class="k">inside</span> <span class="p">{</span><span class="n">tlul_pkg</span><span class="o">::</span><span class="n">PutPartialData</span><span class="p">,</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">PutFullData</span><span class="p">};</span>
<a name="l-41"></a>          <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
<a name="l-42"></a>            <span class="n">a_opcode</span>  <span class="o">==</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">Get</span><span class="p">;</span>
<a name="l-43"></a>          <span class="p">}</span>
<a name="l-44"></a>        <span class="p">}</span>
<a name="l-45"></a>        <span class="p">}))</span> <span class="k">begin</span>
<a name="l-46"></a>      <span class="no">`uvm_fatal</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="s">&quot;Cannot randomize req&quot;</span><span class="p">)</span>
<a name="l-47"></a>    <span class="k">end</span>
<a name="l-48"></a>  <span class="k">endfunction</span>
<a name="l-49"></a>
<a name="l-50"></a><span class="k">endclass</span>
</pre></div>
</td></tr></table>
  </body>
</html>