Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  6 13:44:10 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DIGITAL_CLOCK_NEW2_control_sets_placed.rpt
| Design       : DIGITAL_CLOCK_NEW2
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             478 |          151 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              83 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------+------------------+------------------+----------------+
|       Clock Signal       |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+--------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG           | DIGIT1_H1_LATCH0               |                  |                1 |              4 |
|  CLK_IBUF_BUFG           | DIGIT_H1[0]_i_1_n_0            | BTN_IBUF[4]      |                1 |              4 |
|  CLK_IBUF_BUFG           | DIGIT_M1_DIV[3]_i_1_n_0        | BTN_IBUF[4]      |                2 |              4 |
|  CLK_IBUF_BUFG           | DIGIT_M1_DIV_LATCH[3]_i_1_n_0  | BTN_IBUF[4]      |                2 |              4 |
|  CLK_IBUF_BUFG           | DIGIT_M10_DIV_LATCH[3]_i_1_n_0 | BTN_IBUF[4]      |                3 |              4 |
|  CLK_IBUF_BUFG           | DIGIT_M10_DIV[3]_i_1_n_0       | BTN_IBUF[4]      |                2 |              4 |
|  CLK_IBUF_BUFG           | TIMER_DIGIT_M10[3]_i_1_n_0     | BTN_IBUF[4]      |                1 |              4 |
|  CLK_IBUF_BUFG           | TIMER_DIGIT_M1[3]_i_1_n_0      | BTN_IBUF[4]      |                2 |              4 |
|  CLK_IBUF_BUFG           | START_TIMER                    | BTN_IBUF[4]      |                2 |              5 |
|  CLK_IBUF_BUFG           | B0                             | BTN_IBUF[4]      |                7 |             18 |
|  COUNTER_CLK_reg_BUFG[1] | VPOS                           | BTN_IBUF[4]      |                6 |             32 |
|  CLK_IBUF_BUFG           |                                | E[8]_i_2_n_0     |               19 |             45 |
|  COUNTER_CLK_reg_BUFG[1] |                                | BTN_IBUF[4]      |               26 |             61 |
|  CLK_IBUF_BUFG           |                                | BTN_IBUF[4]      |              106 |            372 |
+--------------------------+--------------------------------+------------------+------------------+----------------+


