{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701580916160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701580916171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 02:21:55 2023 " "Processing started: Sun Dec 03 02:21:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701580916171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580916171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580916171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701580917638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701580917638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_50MHz-DIVISOR_arch " "Found design unit 1: DIVISOR_50MHz-DIVISOR_arch" {  } { { "DIVISOR_50MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_50MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935769 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_50MHz " "Found entity 1: DIVISOR_50MHz" {  } { { "DIVISOR_50MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_50MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_25Mhz-DIVISOR_arch " "Found design unit 1: DIVISOR_25Mhz-DIVISOR_arch" {  } { { "DIVISOR_25MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_25MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935776 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_25Mhz " "Found entity 1: DIVISOR_25Mhz" {  } { { "DIVISOR_25MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_10mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_10mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_10MHz-DIVISOR_arch " "Found design unit 1: DIVISOR_10MHz-DIVISOR_arch" {  } { { "DIVISOR_10MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_10MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_10MHz " "Found entity 1: DIVISOR_10MHz" {  } { { "DIVISOR_10MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_10MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_5mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_5mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_5MHz-DIVISOR_arch " "Found design unit 1: DIVISOR_5MHz-DIVISOR_arch" {  } { { "DIVISOR_5MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_5MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935790 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_5MHz " "Found entity 1: DIVISOR_5MHz" {  } { { "DIVISOR_5MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_5MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-comportamento_moore " "Found design unit 1: control-comportamento_moore" {  } { { "control.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935791 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935791 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701580935798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-megahertz " "Found design unit 1: MUX-megahertz" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935798 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580935798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935798 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" toplevel.vhd(7) " "VHDL syntax error at toplevel.vhd(7) near text \":\";  expecting \";\", or \")\"" {  } { { "toplevel.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701580935947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 02:22:15 2023 " "Processing ended: Sun Dec 03 02:22:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701580935947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701580935947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701580935947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580935947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580936595 ""}
