# HDLGen

### Screenshots
<img src="https://github.com/abishek-bupathi/HDLGen/blob/83c569e9b708c27212a69c125e69bcc74a5cb2ac/Docs/Screenshots/Project%20Manager%20v1.png" width="700"></img>

### To Do

- [ ] Design Tab UI in PySide
- [ ] Read and write Design XML

### In Progress

- [ ] Design Tab XML structure
  - [x] Entity and Header
  - [x] Clk and Rst
  - [x] Input/Output Signals
  - [x] Architecture name
  - [x] Process
  - [ ] Concurrent statement
  - [ ] State reg
  - [ ] FSM
- [ ] Generate VHDL File
  - [x] Header comment
  - [x] Input/Output Signals
  - [x] Architecture name
  - [x] Default Initializations
  - [x] Process
  - [ ] Concurrent statements
  - [ ] clk and rst
  - [ ] state reg
  - [ ] FSM
- [ ] VHDL statements Database XML
  - [x] Header comment
  - [x] Input/Output Signals
  - [x] Architecture name
  - [x] Default Initializations
  - [x] Process
  - [ ] Concurrent statements
  - [ ] clk and rst
  - [ ] state reg
  - [ ] FSM
- [ ] Design Tab UI design
- [ ] Render Markdown in help Tab
  - [x] Render basic md
  - [ ] Render tables
  - [ ] Render code block

### Completed

- [x] Read XML file and populate details
- [x] Write Tool Version to xml
- [x] Write Tool dir to xml
- [x] Write languages to xml 
- [x] Add borders to UI 
- [x] Generate folders from XML 

