set allSynthModules {select_out.MOD top_drom.MOD cu_hmi.MOD UA_Transmitter1.MOD UA_Receiver.MOD clk_gen.MOD IR_decoder.MOD router.MOD testcounter.MOD clk_mul.MOD control_unit.MOD DACSimple.MOD dacs.MOD fpgaselout.MOD ildce16_1_gebus.MOD ildce8_1_gebus.MOD ildce40_1_gebus.MOD imult_andline16.MOD imult_andline8.MOD imult_andline40.MOD ixorcyline16_d.MOD ixorcyline8_d.MOD ixorcyline40_d.MOD sel_vernier.MOD vernier40.MOD synclogic1.MOD start_channel.MOD cc8ce1.MOD cc24ce.MOD myfd8ce.MOD dff_26bits.MOD registers_26bit.MOD Registers26bit_interface.MOD maincount8channel.MOD pencoder40_binary.MOD stop_channel.MOD eight_stop_channels.MOD chrono32c.MOD}
