Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Apr 22 21:57:28 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  525         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (448)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (448)
--------------------------------
 There are 448 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.446     -251.623                   1215                 1670        0.060        0.000                      0                 1670        0.225        0.000                       0                  2117  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.446     -251.623                   1215                 1670        0.060        0.000                      0                 1670        0.225        0.000                       0                  2117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1215  Failing Endpoints,  Worst Slack       -0.446ns,  Total Violation     -251.623ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 layer2_reg/data_out_reg[64]_bret__10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer3_reg/data_out_reg[17]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.551ns (38.612%)  route 0.876ns (61.388%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X68Y100        FDRE                                         r  layer2_reg/data_out_reg[64]_bret__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer2_reg/data_out_reg[64]_bret__10/Q
                         net (fo=1, routed)           0.215     0.325    layer1_inst/layer1_N32_inst/data_out[16]_i_25
    SLICE_X68Y100        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     0.395 r  layer1_inst/layer1_N32_inst/data_out_reg[17]_i_34/O
                         net (fo=26, routed)          0.270     0.665    layer2_inst/layer2_N8_inst/M2[0]
    SLICE_X68Y103        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     0.754 r  layer2_inst/layer2_N8_inst/data_out[17]_i_25/O
                         net (fo=4, routed)           0.105     0.859    layer2_inst/layer2_N8_inst/data_out[17]_i_25_n_0
    SLICE_X68Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     0.983 r  layer2_inst/layer2_N8_inst/data_out[17]_i_16/O
                         net (fo=2, routed)           0.093     1.076    layer2_inst/layer2_N8_inst/data_out[17]_i_16_n_0
    SLICE_X69Y104        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     1.166 r  layer2_inst/layer2_N8_inst/data_out[17]_i_7/O
                         net (fo=1, routed)           0.009     1.175    layer2_inst/layer2_N8_inst/data_out[17]_i_7_n_0
    SLICE_X69Y104        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     1.232 r  layer2_inst/layer2_N8_inst/data_out_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     1.232    layer2_inst/layer2_N8_inst/data_out_reg[17]_i_3_n_0
    SLICE_X69Y104        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.040     1.272 r  layer2_inst/layer2_N8_inst/data_out_reg[17]_i_1/O
                         net (fo=3, routed)           0.184     1.456    layer3_reg/M3[17]
    SLICE_X68Y104        FDRE                                         r  layer3_reg/data_out_reg[17]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     1.020    layer3_reg/clk
    SLICE_X68Y104        FDRE                                         r  layer3_reg/data_out_reg[17]_rep__0/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X68Y104        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.010    layer3_reg/data_out_reg[17]_rep__0
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[64]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.338ns (24.457%)  route 1.044ns (75.543%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X68Y112        FDRE                                         r  layer1_reg/data_out_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[273]/Q
                         net (fo=64, routed)          0.496     0.603    layer1_inst/layer1_N32_inst/M1w[1]
    SLICE_X70Y101        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.702 r  layer1_inst/layer1_N32_inst/data_out[64]_bret__1_i_8/O
                         net (fo=2, routed)           0.132     0.834    layer1_reg/data_out_reg[64]_bret__9
    SLICE_X69Y100        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     0.931 r  layer1_reg/data_out[64]_bret__1_i_3/O
                         net (fo=1, routed)           0.008     0.939    layer1_inst/layer1_N32_inst/data_out_reg[64]_bret__1_0
    SLICE_X69Y100        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     1.002 r  layer1_inst/layer1_N32_inst/data_out_reg[64]_bret__1_i_1/O
                         net (fo=1, routed)           0.408     1.410    layer2_reg/data_out_reg[64]_bret__1_1
    SLICE_X68Y100        FDRE                                         r  layer2_reg/data_out_reg[64]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X68Y100        FDRE                                         r  layer2_reg/data_out_reg[64]_bret__1/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X68Y100        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[64]_bret__1
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[299]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[809]_fret__2_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.547ns (39.840%)  route 0.826ns (60.160%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X84Y119        FDRE                                         r  layer0_reg/data_out_reg[299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer0_reg/data_out_reg[299]/Q
                         net (fo=7, routed)           0.227     0.335    layer0_reg/M0w[299]
    SLICE_X81Y117        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     0.480 f  layer0_reg/g0_b0__203/O
                         net (fo=41, routed)          0.245     0.725    layer0_reg/data_out_reg[30]_0[350]
    SLICE_X80Y115        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     0.848 r  layer0_reg/g0_b0__184__1/O
                         net (fo=2, routed)           0.200     1.048    layer0_reg/g0_b0__184__1_n_0
    SLICE_X79Y117        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.098 r  layer0_reg/g0_b0__173__12/O
                         net (fo=1, routed)           0.103     1.201    layer1_inst/layer1_N7_inst/data_out_reg[809]_fret__2_fret
    SLICE_X79Y117        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.351 r  layer1_inst/layer1_N7_inst/data_out[809]_fret__2_fret_i_1/O
                         net (fo=1, routed)           0.051     1.402    layer1_reg/data_out_reg[809]_fret__2_fret_1
    SLICE_X79Y117        FDRE                                         r  layer1_reg/data_out_reg[809]_fret__2_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X79Y117        FDRE                                         r  layer1_reg/data_out_reg[809]_fret__2_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X79Y117        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[809]_fret__2_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 -0.392    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[738]_fret__6/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.593ns (43.348%)  route 0.775ns (56.652%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X86Y122        FDRE                                         r  layer0_reg/data_out_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer0_reg/data_out_reg[190]/Q
                         net (fo=10, routed)          0.192     0.302    layer0_reg/M0w[190]
    SLICE_X86Y122        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.392 r  layer0_reg/g0_b1__22/O
                         net (fo=67, routed)          0.366     0.758    layer1_inst/layer1_N40_inst/data_out_reg[738]_fret__7_fret[1]
    SLICE_X90Y123        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.905 r  layer1_inst/layer1_N40_inst/data_out[738]_fret__6_i_11/O
                         net (fo=1, routed)           0.091     0.996    layer1_inst/layer1_N40_inst/data_out[738]_fret__6_i_11_n_0
    SLICE_X90Y124        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.119 r  layer1_inst/layer1_N40_inst/data_out_reg[738]_fret__6_i_8/O
                         net (fo=1, routed)           0.087     1.206    layer1_inst/layer1_N40_inst/data_out_reg[738]_fret__6_i_8_n_0
    SLICE_X90Y124        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     1.295 r  layer1_inst/layer1_N40_inst/data_out[738]_fret__6_i_3/O
                         net (fo=1, routed)           0.008     1.303    layer1_inst/layer1_N40_inst/data_out[738]_fret__6_i_3_n_0
    SLICE_X90Y124        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     1.366 r  layer1_inst/layer1_N40_inst/data_out_reg[738]_fret__6_i_1/O
                         net (fo=1, routed)           0.031     1.397    layer1_reg/data_out_reg[738]_fret__6_1
    SLICE_X90Y124        FDSE                                         r  layer1_reg/data_out_reg[738]_fret__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X90Y124        FDSE                                         r  layer1_reg/data_out_reg[738]_fret__6/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X90Y124        FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[738]_fret__6
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[434]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[119]_fret__18/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.636ns (46.525%)  route 0.731ns (53.475%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X83Y99         FDRE                                         r  layer1_reg/data_out_reg[434]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[434]/Q
                         net (fo=33, routed)          0.231     0.338    layer1_inst/layer1_N25_inst/M1w[6]
    SLICE_X84Y98         LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     0.452 f  layer1_inst/layer1_N25_inst/data_out[51]_i_23/O
                         net (fo=2, routed)           0.117     0.569    layer1_inst/layer1_N25_inst/data_out[51]_i_23_n_0
    SLICE_X84Y97         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     0.659 f  layer1_inst/layer1_N25_inst/data_out[51]_i_10/O
                         net (fo=1, routed)           0.146     0.805    layer1_inst/layer1_N25_inst/data_out[51]_i_10_n_0
    SLICE_X84Y101        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     0.927 f  layer1_inst/layer1_N25_inst/data_out[51]_i_4/O
                         net (fo=1, routed)           0.009     0.936    layer1_inst/layer1_N25_inst/data_out[51]_i_4_n_0
    SLICE_X84Y101        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     0.992 f  layer1_inst/layer1_N25_inst/data_out_reg[51]_i_2/O
                         net (fo=1, routed)           0.000     0.992    layer1_inst/layer1_N25_inst/data_out_reg[51]_i_2_n_0
    SLICE_X84Y101        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     1.018 f  layer1_inst/layer1_N25_inst/data_out_reg[51]_i_1/O
                         net (fo=30, routed)          0.180     1.198    layer2_inst/layer2_N3_inst/M2[2]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.347 r  layer2_inst/layer2_N3_inst/data_out[119]_fret__18_i_1/O
                         net (fo=1, routed)           0.048     1.395    layer2_reg/data_out_reg[119]_fret__18_1
    SLICE_X83Y102        FDRE                                         r  layer2_reg/data_out_reg[119]_fret__18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X83Y102        FDRE                                         r  layer2_reg/data_out_reg[119]_fret__18/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X83Y102        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[119]_fret__18
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 layer2_reg/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer3_reg/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.517ns (37.875%)  route 0.848ns (62.125%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X81Y97         FDRE                                         r  layer2_reg/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 f  layer2_reg/data_out_reg[18]/Q
                         net (fo=103, routed)         0.333     0.441    layer2_inst/layer2_N0_inst/M2w[4]
    SLICE_X76Y95         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     0.542 r  layer2_inst/layer2_N0_inst/data_out[1]_i_34/O
                         net (fo=4, routed)           0.154     0.696    layer2_inst/layer2_N0_inst/data_out[1]_i_34_n_0
    SLICE_X77Y96         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.748 r  layer2_inst/layer2_N0_inst/data_out[1]_i_16/O
                         net (fo=2, routed)           0.148     0.896    layer2_inst/layer2_N0_inst/data_out[1]_i_16_n_0
    SLICE_X77Y96         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.949 r  layer2_inst/layer2_N0_inst/data_out[1]_i_28/O
                         net (fo=1, routed)           0.014     0.963    layer2_inst/layer2_N0_inst/data_out[1]_i_28_n_0
    SLICE_X77Y96         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.029 r  layer2_inst/layer2_N0_inst/data_out_reg[1]_i_11/O
                         net (fo=1, routed)           0.150     1.179    layer2_inst/layer2_N0_inst/data_out_reg[1]_i_11_n_0
    SLICE_X76Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.279 r  layer2_inst/layer2_N0_inst/data_out[1]_i_3/O
                         net (fo=1, routed)           0.017     1.296    layer2_inst/layer2_N0_inst/data_out[1]_i_3_n_0
    SLICE_X76Y96         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     1.363 r  layer2_inst/layer2_N0_inst/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.032     1.395    layer3_reg/M3[1]
    SLICE_X76Y96         FDRE                                         r  layer3_reg/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     1.021    layer3_reg/clk
    SLICE_X76Y96         FDRE                                         r  layer3_reg/data_out_reg[1]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X76Y96         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.011    layer3_reg/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[434]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[119]_fret__14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.526ns (38.507%)  route 0.840ns (61.493%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X83Y99         FDRE                                         r  layer1_reg/data_out_reg[434]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[434]/Q
                         net (fo=33, routed)          0.231     0.338    layer1_inst/layer1_N25_inst/M1w[6]
    SLICE_X84Y98         LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     0.452 f  layer1_inst/layer1_N25_inst/data_out[51]_i_23/O
                         net (fo=2, routed)           0.117     0.569    layer1_inst/layer1_N25_inst/data_out[51]_i_23_n_0
    SLICE_X84Y97         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     0.659 f  layer1_inst/layer1_N25_inst/data_out[51]_i_10/O
                         net (fo=1, routed)           0.146     0.805    layer1_inst/layer1_N25_inst/data_out[51]_i_10_n_0
    SLICE_X84Y101        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     0.927 f  layer1_inst/layer1_N25_inst/data_out[51]_i_4/O
                         net (fo=1, routed)           0.009     0.936    layer1_inst/layer1_N25_inst/data_out[51]_i_4_n_0
    SLICE_X84Y101        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     0.992 f  layer1_inst/layer1_N25_inst/data_out_reg[51]_i_2/O
                         net (fo=1, routed)           0.000     0.992    layer1_inst/layer1_N25_inst/data_out_reg[51]_i_2_n_0
    SLICE_X84Y101        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     1.018 f  layer1_inst/layer1_N25_inst/data_out_reg[51]_i_1/O
                         net (fo=30, routed)          0.279     1.297    layer2_inst/layer2_N3_inst/M2[2]
    SLICE_X85Y99         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     1.336 r  layer2_inst/layer2_N3_inst/data_out[119]_fret__14_i_1/O
                         net (fo=1, routed)           0.058     1.394    layer2_reg/data_out_reg[119]_fret__14_1
    SLICE_X85Y99         FDRE                                         r  layer2_reg/data_out_reg[119]_fret__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X85Y99         FDRE                                         r  layer2_reg/data_out_reg[119]_fret__14/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X85Y99         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[119]_fret__14
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[386]_fret__2_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.433ns (31.745%)  route 0.931ns (68.255%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X79Y116        FDRE                                         r  layer0_reg/data_out_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 f  layer0_reg/data_out_reg[171]/Q
                         net (fo=13, routed)          0.377     0.484    layer0_reg/M0w[171]
    SLICE_X84Y124        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     0.572 f  layer0_reg/g0_b1__40/O
                         net (fo=56, routed)          0.242     0.814    layer1_inst/layer1_N12_inst/data_out_reg[387]_fret__17[2]
    SLICE_X84Y124        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     0.903 r  layer1_inst/layer1_N12_inst/data_out[387]_fret__16_fret__0_i_3/O
                         net (fo=3, routed)           0.249     1.152    layer1_inst/layer1_N12_inst/data_out[387]_fret__16_fret__0_i_3_n_0
    SLICE_X85Y125        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     1.240 r  layer1_inst/layer1_N12_inst/data_out[386]_fret__2_fret_i_6/O
                         net (fo=1, routed)           0.023     1.263    layer1_inst/layer1_N12_inst/data_out[386]_fret__2_fret_i_6_n_0
    SLICE_X85Y125        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     1.324 r  layer1_inst/layer1_N12_inst/data_out_reg[386]_fret__2_fret_i_3/O
                         net (fo=1, routed)           0.000     1.324    layer1_inst/layer1_N12_inst/data_out_reg[386]_fret__2_fret_i_3_n_0
    SLICE_X85Y125        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     1.352 r  layer1_inst/layer1_N12_inst/data_out_reg[386]_fret__2_fret_i_1/O
                         net (fo=1, routed)           0.040     1.392    layer1_reg/data_out_reg[386]_fret__2_fret_1
    SLICE_X85Y125        FDRE                                         r  layer1_reg/data_out_reg[386]_fret__2_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X85Y125        FDRE                                         r  layer1_reg/data_out_reg[386]_fret__2_fret/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X85Y125        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[386]_fret__2_fret
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.392    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[434]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[119]_fret__0/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.577ns (42.333%)  route 0.786ns (57.667%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X83Y99         FDRE                                         r  layer1_reg/data_out_reg[434]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[434]/Q
                         net (fo=33, routed)          0.231     0.338    layer1_inst/layer1_N25_inst/M1w[6]
    SLICE_X84Y98         LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     0.452 f  layer1_inst/layer1_N25_inst/data_out[51]_i_23/O
                         net (fo=2, routed)           0.117     0.569    layer1_inst/layer1_N25_inst/data_out[51]_i_23_n_0
    SLICE_X84Y97         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     0.659 f  layer1_inst/layer1_N25_inst/data_out[51]_i_10/O
                         net (fo=1, routed)           0.146     0.805    layer1_inst/layer1_N25_inst/data_out[51]_i_10_n_0
    SLICE_X84Y101        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     0.927 f  layer1_inst/layer1_N25_inst/data_out[51]_i_4/O
                         net (fo=1, routed)           0.009     0.936    layer1_inst/layer1_N25_inst/data_out[51]_i_4_n_0
    SLICE_X84Y101        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     0.992 f  layer1_inst/layer1_N25_inst/data_out_reg[51]_i_2/O
                         net (fo=1, routed)           0.000     0.992    layer1_inst/layer1_N25_inst/data_out_reg[51]_i_2_n_0
    SLICE_X84Y101        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     1.018 f  layer1_inst/layer1_N25_inst/data_out_reg[51]_i_1/O
                         net (fo=30, routed)          0.232     1.250    layer2_inst/layer2_N3_inst/M2[2]
    SLICE_X84Y101        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     1.340 r  layer2_inst/layer2_N3_inst/data_out[119]_fret__0_i_1/O
                         net (fo=1, routed)           0.051     1.391    layer2_reg/data_out_reg[119]_fret__0_1
    SLICE_X84Y101        FDSE                                         r  layer2_reg/data_out_reg[119]_fret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X84Y101        FDSE                                         r  layer2_reg/data_out_reg[119]_fret__0/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X84Y101        FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[119]_fret__0
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[715]_fret__5_fret__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.345ns (25.368%)  route 1.015ns (74.632%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer1_reg/clk
    SLICE_X86Y117        FDRE                                         r  layer1_reg/data_out_reg[715]_fret__5_fret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer1_reg/data_out_reg[715]_fret__5_fret__2/Q
                         net (fo=1, routed)           0.203     0.313    layer1_inst/layer1_N75_inst/data_out_reg[151]_i_6_0
    SLICE_X86Y117        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     0.459 r  layer1_inst/layer1_N75_inst/data_out[151]_i_9/O
                         net (fo=1, routed)           0.010     0.469    layer1_inst/layer1_N75_inst/data_out[151]_i_9_n_0
    SLICE_X86Y117        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     0.526 r  layer1_inst/layer1_N75_inst/data_out_reg[151]_i_6/O
                         net (fo=1, routed)           0.000     0.526    layer1_inst/layer1_N75_inst/data_out_reg[151]_i_6_n_0
    SLICE_X86Y117        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     0.552 r  layer1_inst/layer1_N75_inst/data_out_reg[151]_i_4/O
                         net (fo=1, routed)           0.256     0.808    layer1_inst/layer1_N75_inst/data_out_reg[151]_i_4_n_0
    SLICE_X82Y116        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     0.843 r  layer1_inst/layer1_N75_inst/data_out[151]_i_1/O
                         net (fo=3, routed)           0.546     1.389    layer2_reg/M2[69]
    SLICE_X74Y101        FDRE                                         r  layer2_reg/data_out_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X74Y101        FDRE                                         r  layer2_reg/data_out_reg[151]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X74Y101        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[151]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 -0.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[958]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[166]_bret__5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.062ns (55.357%)  route 0.050ns (44.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.012     0.012    layer1_reg/clk
    SLICE_X90Y116        FDRE                                         r  layer1_reg/data_out_reg[958]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[958]/Q
                         net (fo=16, routed)          0.035     0.086    layer1_inst/layer1_N83_inst/M1w[8]
    SLICE_X90Y116        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.109 r  layer1_inst/layer1_N83_inst/data_out[166]_bret__5_i_1/O
                         net (fo=1, routed)           0.015     0.124    layer2_reg/data_out_reg[166]_bret__5_1
    SLICE_X90Y116        FDRE                                         r  layer2_reg/data_out_reg[166]_bret__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.018     0.018    layer2_reg/clk
    SLICE_X90Y116        FDRE                                         r  layer2_reg/data_out_reg[166]_bret__5/C
                         clock pessimism              0.000     0.018    
    SLICE_X90Y116        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[166]_bret__5
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[674]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.053ns (44.167%)  route 0.067ns (55.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.012     0.012    layer0_reg/clk
    SLICE_X79Y122        FDRE                                         r  layer0_reg/data_out_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer0_reg/data_out_reg[165]/Q
                         net (fo=10, routed)          0.051     0.102    layer0_reg/M0w[165]
    SLICE_X79Y121        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.116 r  layer0_reg/g0_b0__142/O
                         net (fo=1, routed)           0.016     0.132    layer1_reg/data_out_reg[1023]_1[218]
    SLICE_X79Y121        FDRE                                         r  layer1_reg/data_out_reg[674]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X79Y121        FDRE                                         r  layer1_reg/data_out_reg[674]/C
                         clock pessimism              0.000     0.018    
    SLICE_X79Y121        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[674]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[428]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[768]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.060ns (49.587%)  route 0.061ns (50.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X85Y116        FDRE                                         r  layer0_reg/data_out_reg[428]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[428]/Q
                         net (fo=7, routed)           0.037     0.088    layer0_reg/M0w[428]
    SLICE_X85Y116        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.022     0.110 r  layer0_reg/g0_b0__164/O
                         net (fo=5, routed)           0.024     0.134    layer1_reg/data_out_reg[1023]_1[253]
    SLICE_X85Y116        FDRE                                         r  layer1_reg/data_out_reg[768]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X85Y116        FDRE                                         r  layer1_reg/data_out_reg[768]/C
                         clock pessimism              0.000     0.019    
    SLICE_X85Y116        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[768]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.061ns (50.000%)  route 0.061ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X70Y98         FDRE                                         r  layer0_reg/data_out_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[218]/Q
                         net (fo=1, routed)           0.024     0.076    layer0_reg/M0w[218]
    SLICE_X70Y98         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     0.098 r  layer0_reg/g0_b0__33/O
                         net (fo=2, routed)           0.037     0.135    layer1_reg/data_out_reg[1023]_1[53]
    SLICE_X70Y98         FDRE                                         r  layer1_reg/data_out_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X70Y98         FDRE                                         r  layer1_reg/data_out_reg[140]/C
                         clock pessimism              0.000     0.019    
    SLICE_X70Y98         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    layer1_reg/data_out_reg[140]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.079ns (64.228%)  route 0.044ns (35.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.012     0.012    layer0_reg/clk
    SLICE_X89Y116        FDRE                                         r  layer0_reg/data_out_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer0_reg/data_out_reg[390]/Q
                         net (fo=4, routed)           0.028     0.079    layer0_reg/M0w[390]
    SLICE_X89Y116        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     0.119 r  layer0_reg/g0_b0__32/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/data_out_reg[1023]_1[51]
    SLICE_X89Y116        FDRE                                         r  layer1_reg/data_out_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X89Y116        FDRE                                         r  layer1_reg/data_out_reg[138]/C
                         clock pessimism              0.000     0.019    
    SLICE_X89Y116        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[138]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[325]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[273]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X68Y112        FDRE                                         r  layer0_reg/data_out_reg[325]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[325]/Q
                         net (fo=4, routed)           0.053     0.105    layer0_reg/M0w[325]
    SLICE_X68Y112        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.119 r  layer0_reg/g0_b1__42/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/data_out_reg[1023]_1[95]
    SLICE_X68Y112        FDRE                                         r  layer1_reg/data_out_reg[273]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X68Y112        FDRE                                         r  layer1_reg/data_out_reg[273]/C
                         clock pessimism              0.000     0.018    
    SLICE_X68Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[273]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[295]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.054ns (43.200%)  route 0.071ns (56.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X80Y114        FDRE                                         r  layer0_reg/data_out_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  layer0_reg/data_out_reg[143]/Q
                         net (fo=3, routed)           0.055     0.108    layer0_reg/M0w[143]
    SLICE_X80Y112        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.014     0.122 r  layer0_reg/g0_b1__47/O
                         net (fo=1, routed)           0.016     0.138    layer1_reg/data_out_reg[1023]_1[105]
    SLICE_X80Y112        FDRE                                         r  layer1_reg/data_out_reg[295]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X80Y112        FDRE                                         r  layer1_reg/data_out_reg[295]/C
                         clock pessimism              0.000     0.018    
    SLICE_X80Y112        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[295]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.079ns (62.205%)  route 0.048ns (37.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.012     0.012    layer0_reg/clk
    SLICE_X67Y114        FDRE                                         r  layer0_reg/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer0_reg/data_out_reg[6]/Q
                         net (fo=4, routed)           0.032     0.083    layer0_reg/M0w[6]
    SLICE_X67Y114        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     0.123 r  layer0_reg/g0_b1__10/O
                         net (fo=1, routed)           0.016     0.139    layer1_reg/data_out_reg[1023]_1[23]
    SLICE_X67Y114        FDRE                                         r  layer1_reg/data_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X67Y114        FDRE                                         r  layer1_reg/data_out_reg[45]/C
                         clock pessimism              0.000     0.019    
    SLICE_X67Y114        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[1008]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.062ns (48.438%)  route 0.066ns (51.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.012     0.012    layer0_reg/clk
    SLICE_X89Y116        FDRE                                         r  layer0_reg/data_out_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[390]/Q
                         net (fo=4, routed)           0.049     0.100    layer0_reg/M0w[390]
    SLICE_X89Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.123 r  layer0_reg/g0_b0__216/O
                         net (fo=1, routed)           0.017     0.140    layer1_reg/data_out_reg[1023]_1[334]
    SLICE_X89Y116        FDRE                                         r  layer1_reg/data_out_reg[1008]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X89Y116        FDRE                                         r  layer1_reg/data_out_reg[1008]/C
                         clock pessimism              0.000     0.019    
    SLICE_X89Y116        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[1008]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[294]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.055ns (43.651%)  route 0.071ns (56.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X80Y114        FDRE                                         r  layer0_reg/data_out_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  layer0_reg/data_out_reg[143]/Q
                         net (fo=3, routed)           0.056     0.109    layer0_reg/M0w[143]
    SLICE_X80Y112        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.124 r  layer0_reg/g0_b0__65/O
                         net (fo=1, routed)           0.015     0.139    layer1_reg/data_out_reg[1023]_1[104]
    SLICE_X80Y112        FDRE                                         r  layer1_reg/data_out_reg[294]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X80Y112        FDRE                                         r  layer1_reg/data_out_reg[294]/C
                         clock pessimism              0.000     0.018    
    SLICE_X80Y112        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[294]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X78Y122  layer0_reg/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X84Y117  layer0_reg/data_out_reg[100]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X91Y121  layer0_reg/data_out_reg[101]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X83Y120  layer0_reg/data_out_reg[102]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X76Y106  layer0_reg/data_out_reg[103]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X83Y97   layer0_reg/data_out_reg[104]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X80Y114  layer0_reg/data_out_reg[105]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X89Y113  layer0_reg/data_out_reg[107]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X69Y118  layer0_reg/data_out_reg[109]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X71Y105  layer0_reg/data_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X78Y122  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X78Y122  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X84Y117  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X84Y117  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X91Y121  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X91Y121  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y120  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y120  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X76Y106  layer0_reg/data_out_reg[103]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X76Y106  layer0_reg/data_out_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X78Y122  layer0_reg/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X78Y122  layer0_reg/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X84Y117  layer0_reg/data_out_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X84Y117  layer0_reg/data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X91Y121  layer0_reg/data_out_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X91Y121  layer0_reg/data_out_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y120  layer0_reg/data_out_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y120  layer0_reg/data_out_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X76Y106  layer0_reg/data_out_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X76Y106  layer0_reg/data_out_reg[103]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.292ns  (logic 0.663ns (20.140%)  route 2.629ns (79.860%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer3_reg/clk
    SLICE_X92Y105        FDRE                                         r  layer3_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer3_reg/data_out_reg[24]/Q
                         net (fo=163, routed)         2.030     2.138    layer3_inst/layer3_N3_inst/M3w[12]
    SLICE_X62Y81         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.261 r  layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_83/O
                         net (fo=2, routed)           0.100     2.361    layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_83_n_0
    SLICE_X62Y81         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.485 r  layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.301     2.786    layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_28_n_0
    SLICE_X65Y82         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.874 r  layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.051     2.925    layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_9_n_0
    SLICE_X65Y82         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     3.050 r  layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.147     3.197    layer3_inst/layer3_N3_inst/M4[6]_INST_0_i_2_n_0
    SLICE_X64Y81         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.321 r  layer3_inst/layer3_N3_inst/M4[6]_INST_0/O
                         net (fo=0)                   0.000     3.321    M4[6]
                                                                      r  M4[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.107ns  (logic 0.441ns (14.194%)  route 2.666ns (85.806%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X72Y106        FDRE                                         r  layer3_reg/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer3_reg/data_out_reg[20]/Q
                         net (fo=191, routed)         1.508     1.616    layer3_inst/layer3_N2_inst/M3w[5]
    SLICE_X63Y87         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     1.667 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_83/O
                         net (fo=17, routed)          0.404     2.071    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_83_n_0
    SLICE_X61Y88         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.159 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_47/O
                         net (fo=1, routed)           0.257     2.416    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_47_n_0
    SLICE_X61Y88         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.467 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.267     2.734    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_13_n_0
    SLICE_X64Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.857 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.230     3.087    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_3_n_0
    SLICE_X64Y89         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.137 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0/O
                         net (fo=0)                   0.000     3.137    M4[4]
                                                                      r  M4[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.963ns  (logic 0.639ns (21.566%)  route 2.324ns (78.434%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer3_reg/clk
    SLICE_X90Y101        FDRE                                         r  layer3_reg/data_out_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  layer3_reg/data_out_reg[19]_rep/Q
                         net (fo=113, routed)         1.439     1.547    layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_71_0
    SLICE_X65Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.645 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_84/O
                         net (fo=7, routed)           0.317     1.962    layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_84_n_0
    SLICE_X62Y74         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.061 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_36/O
                         net (fo=3, routed)           0.282     2.343    layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_36_n_0
    SLICE_X63Y72         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.488 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.025     2.513    layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_25_n_0
    SLICE_X63Y72         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     2.575 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.575    layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_11_n_0
    SLICE_X63Y72         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.605 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.261     2.866    layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     2.991 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0/O
                         net (fo=0)                   0.000     2.991    M4[3]
                                                                      r  M4[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.936ns  (logic 0.595ns (20.266%)  route 2.341ns (79.734%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer3_reg/clk
    SLICE_X84Y105        FDRE                                         r  layer3_reg/data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer3_reg/data_out_reg[28]/Q
                         net (fo=104, routed)         1.250     1.357    layer3_inst/layer3_N0_inst/M3w[11]
    SLICE_X56Y83         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     1.446 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_73/O
                         net (fo=10, routed)          0.445     1.891    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_73_n_0
    SLICE_X58Y86         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     2.037 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_43/O
                         net (fo=3, routed)           0.201     2.238    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_43_n_0
    SLICE_X58Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     2.360 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.277     2.637    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_16_n_0
    SLICE_X57Y85         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     2.760 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.168     2.928    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_3_n_0
    SLICE_X58Y85         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     2.964 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0/O
                         net (fo=0)                   0.000     2.964    M4[0]
                                                                      r  M4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.908ns  (logic 0.628ns (21.596%)  route 2.280ns (78.404%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer3_reg/clk
    SLICE_X90Y101        FDRE                                         r  layer3_reg/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  layer3_reg/data_out_reg[19]/Q
                         net (fo=148, routed)         1.324     1.433    layer3_inst/layer3_N4_inst/M3w[11]
    SLICE_X68Y79         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     1.579 r  layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_75/O
                         net (fo=10, routed)          0.463     2.042    layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_75_n_0
    SLICE_X65Y77         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.165 r  layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.347     2.512    layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_57_n_0
    SLICE_X67Y76         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.608 r  layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_22/O
                         net (fo=1, routed)           0.010     2.618    layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_22_n_0
    SLICE_X67Y76         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     2.675 r  layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.675    layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_9_n_0
    SLICE_X67Y76         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.701 r  layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     2.837    layer3_inst/layer3_N4_inst/M4[8]_INST_0_i_3_n_0
    SLICE_X67Y78         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.936 r  layer3_inst/layer3_N4_inst/M4[8]_INST_0/O
                         net (fo=0)                   0.000     2.936    M4[8]
                                                                      r  M4[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.570ns (19.608%)  route 2.337ns (80.392%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer3_reg/clk
    SLICE_X79Y106        FDRE                                         r  layer3_reg/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer3_reg/data_out_reg[2]/Q
                         net (fo=137, routed)         1.301     1.410    layer3_inst/layer3_N1_inst/M3w[2]
    SLICE_X66Y70         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     1.534 r  layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_79/O
                         net (fo=18, routed)          0.452     1.986    layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_79_n_0
    SLICE_X69Y69         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     2.021 r  layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_64/O
                         net (fo=2, routed)           0.378     2.399    layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_64_n_0
    SLICE_X67Y72         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.523 r  layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_24/O
                         net (fo=1, routed)           0.009     2.532    layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_24_n_0
    SLICE_X67Y72         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.589 r  layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.589    layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_10_n_0
    SLICE_X67Y72         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.615 r  layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.197     2.812    layer3_inst/layer3_N1_inst/M4[2]_INST_0_i_3_n_0
    SLICE_X67Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.936 r  layer3_inst/layer3_N1_inst/M4[2]_INST_0/O
                         net (fo=0)                   0.000     2.936    M4[2]
                                                                      r  M4[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.885ns  (logic 0.603ns (20.901%)  route 2.282ns (79.099%))
  Logic Levels:           6  (LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X88Y97         FDRE                                         r  layer3_reg/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer3_reg/data_out_reg[10]/Q
                         net (fo=184, routed)         1.392     1.500    layer3_inst/layer3_N2_inst/M3w[0]
    SLICE_X61Y86         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.650 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_80/O
                         net (fo=10, routed)          0.098     1.748    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_80_n_0
    SLICE_X61Y86         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.814 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_33/O
                         net (fo=6, routed)           0.579     2.393    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_33_n_0
    SLICE_X65Y84         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.516 r  layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_19/O
                         net (fo=1, routed)           0.157     2.673    layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_19_n_0
    SLICE_X65Y85         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.773 r  layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.011     2.784    layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_6_n_0
    SLICE_X65Y85         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.842 r  layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.842    layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_2_n_0
    SLICE_X65Y85         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.870 r  layer3_inst/layer3_N2_inst/M4[5]_INST_0/O
                         net (fo=0)                   0.045     2.915    M4[5]
                                                                      r  M4[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.810ns  (logic 0.694ns (24.698%)  route 2.116ns (75.302%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer3_reg/clk
    SLICE_X92Y105        FDRE                                         r  layer3_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer3_reg/data_out_reg[24]/Q
                         net (fo=163, routed)         1.299     1.407    layer3_inst/layer3_N3_inst/M3w[12]
    SLICE_X74Y72         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.530 r  layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_54/O
                         net (fo=16, routed)          0.397     1.927    layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_54_n_0
    SLICE_X76Y74         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     2.079 r  layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_30/O
                         net (fo=6, routed)           0.243     2.322    layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_30_n_0
    SLICE_X75Y75         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.472 r  layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.086     2.558    layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_11_n_0
    SLICE_X74Y75         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.658 r  layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.091     2.749    layer3_inst/layer3_N3_inst/M4[7]_INST_0_i_3_n_0
    SLICE_X74Y75         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.839 r  layer3_inst/layer3_N3_inst/M4[7]_INST_0/O
                         net (fo=0)                   0.000     2.839    M4[7]
                                                                      r  M4[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.792ns  (logic 0.625ns (22.385%)  route 2.167ns (77.615%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer3_reg/clk
    SLICE_X89Y98         FDRE                                         r  layer3_reg/data_out_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer3_reg/data_out_reg[11]_rep/Q
                         net (fo=189, routed)         1.570     1.677    layer3_inst/layer3_N4_inst/data_out_reg[11]_rep_1_alias
    SLICE_X70Y71         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.824 r  layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_63/O
                         net (fo=7, routed)           0.210     2.034    layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_63_n_0
    SLICE_X71Y73         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.122 r  layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_34/O
                         net (fo=2, routed)           0.181     2.303    layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_34_n_0
    SLICE_X71Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.393 r  layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.163     2.556    layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_10_n_0
    SLICE_X70Y75         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     2.678 r  layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.043     2.721    layer3_inst/layer3_N4_inst/M4[9]_INST_0_i_2_n_0
    SLICE_X70Y75         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.820 r  layer3_inst/layer3_N4_inst/M4[9]_INST_0/O
                         net (fo=0)                   0.000     2.820    M4[9]
                                                                      r  M4[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.501ns  (logic 0.587ns (23.471%)  route 1.914ns (76.529%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer3_reg/clk
    SLICE_X78Y98         FDRE                                         r  layer3_reg/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y98         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer3_reg/data_out_reg[4]/Q
                         net (fo=101, routed)         1.098     1.207    layer3_inst/layer3_N5_inst/M3w[2]
    SLICE_X75Y76         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.353 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_43/O
                         net (fo=11, routed)          0.335     1.688    layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_43_n_0
    SLICE_X73Y77         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.739 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_15/O
                         net (fo=2, routed)           0.332     2.071    layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_15_n_0
    SLICE_X74Y78         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.125     2.196 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_32/O
                         net (fo=1, routed)           0.011     2.207    layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_32_n_0
    SLICE_X74Y78         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.265 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.265    layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_11_n_0
    SLICE_X74Y78         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.293 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.138     2.431    layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_3_n_0
    SLICE_X75Y79         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.530 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0/O
                         net (fo=0)                   0.000     2.530    M4[11]
                                                                      r  M4[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.074ns (28.794%)  route 0.183ns (71.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X78Y106        FDRE                                         r  layer3_reg/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[3]/Q
                         net (fo=136, routed)         0.183     0.235    layer3_inst/layer3_N5_inst/M3w[1]
    SLICE_X78Y84         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     0.270 r  layer3_inst/layer3_N5_inst/M4[10]_INST_0/O
                         net (fo=0)                   0.000     0.270    M4[10]
                                                                      r  M4[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.080ns (26.756%)  route 0.219ns (73.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.012     0.012    layer3_reg/clk
    SLICE_X78Y103        FDRE                                         r  layer3_reg/data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer3_reg/data_out_reg[22]/Q
                         net (fo=4, routed)           0.219     0.270    layer3_inst/layer3_N0_inst/M3w[9]
    SLICE_X73Y83         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     0.311 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0/O
                         net (fo=0)                   0.000     0.311    M4[1]
                                                                      r  M4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.090ns (29.412%)  route 0.216ns (70.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X76Y102        FDRE                                         r  layer3_reg/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[12]/Q
                         net (fo=34, routed)          0.216     0.268    layer3_inst/layer3_N3_inst/M3w[6]
    SLICE_X74Y75         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.051     0.319 r  layer3_inst/layer3_N3_inst/M4[7]_INST_0/O
                         net (fo=0)                   0.000     0.319    M4[7]
                                                                      r  M4[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.062ns (18.960%)  route 0.265ns (81.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X72Y106        FDRE                                         r  layer3_reg/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[20]/Q
                         net (fo=191, routed)         0.265     0.317    layer3_inst/layer3_N4_inst/M3w[12]
    SLICE_X70Y75         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.340 r  layer3_inst/layer3_N4_inst/M4[9]_INST_0/O
                         net (fo=0)                   0.000     0.340    M4[9]
                                                                      r  M4[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.103ns (27.913%)  route 0.266ns (72.087%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.012     0.012    layer3_reg/clk
    SLICE_X69Y104        FDRE                                         r  layer3_reg/data_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer3_reg/data_out_reg[17]/Q
                         net (fo=49, routed)          0.144     0.195    layer3_inst/layer3_N2_inst/M3w[4]
    SLICE_X67Y88         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.210 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_66/O
                         net (fo=1, routed)           0.007     0.217    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_66_n_0
    SLICE_X67Y88         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     0.227 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     0.227    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_22_n_0
    SLICE_X67Y88         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     0.238 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.093     0.331    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_5_n_0
    SLICE_X64Y89         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.345 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.022     0.367    layer3_inst/layer3_N2_inst/M4[4]_INST_0_i_1_n_0
    SLICE_X64Y89         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.381 r  layer3_inst/layer3_N2_inst/M4[4]_INST_0/O
                         net (fo=0)                   0.000     0.381    M4[4]
                                                                      r  M4[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X72Y102        FDRE                                         r  layer3_reg/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[14]/Q
                         net (fo=126, routed)         0.264     0.316    layer3_inst/layer3_N2_inst/M3w[2]
    SLICE_X65Y85         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.330 r  layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.344    layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_4_n_0
    SLICE_X65Y85         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     0.355 r  layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.355    layer3_inst/layer3_N2_inst/M4[5]_INST_0_i_1_n_0
    SLICE_X65Y85         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.012     0.367 r  layer3_inst/layer3_N2_inst/M4[5]_INST_0/O
                         net (fo=0)                   0.017     0.384    M4[5]
                                                                      r  M4[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.054ns (14.026%)  route 0.331ns (85.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X76Y102        FDRE                                         r  layer3_reg/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[12]/Q
                         net (fo=34, routed)          0.331     0.383    layer3_inst/layer3_N3_inst/M3w[6]
    SLICE_X64Y81         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.398 r  layer3_inst/layer3_N3_inst/M4[6]_INST_0/O
                         net (fo=0)                   0.000     0.398    M4[6]
                                                                      r  M4[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.061ns (14.252%)  route 0.367ns (85.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X72Y106        FDRE                                         r  layer3_reg/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[20]/Q
                         net (fo=191, routed)         0.367     0.419    layer3_inst/layer3_N4_inst/M3w[12]
    SLICE_X67Y78         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     0.441 r  layer3_inst/layer3_N4_inst/M4[8]_INST_0/O
                         net (fo=0)                   0.000     0.441    M4[8]
                                                                      r  M4[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.080ns (18.182%)  route 0.360ns (81.818%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X79Y106        FDRE                                         r  layer3_reg/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[2]/Q
                         net (fo=137, routed)         0.267     0.319    layer3_inst/layer3_N5_inst/M3w[0]
    SLICE_X76Y79         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.015     0.334 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     0.334    layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_12_n_0
    SLICE_X76Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.012     0.346 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.093     0.439    layer3_inst/layer3_N5_inst/M4[11]_INST_0_i_4_n_0
    SLICE_X75Y79         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.453 r  layer3_inst/layer3_N5_inst/M4[11]_INST_0/O
                         net (fo=0)                   0.000     0.453    M4[11]
                                                                      r  M4[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.077ns (16.595%)  route 0.387ns (83.405%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X76Y98         FDRE                                         r  layer3_reg/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer3_reg/data_out_reg[8]/Q
                         net (fo=101, routed)         0.297     0.348    layer3_inst/layer3_N1_inst/M3w[4]
    SLICE_X64Y76         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.013     0.361 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.361    layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_7_n_0
    SLICE_X64Y76         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     0.372 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.090     0.462    layer3_inst/layer3_N1_inst/M4[3]_INST_0_i_2_n_0
    SLICE_X63Y74         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     0.477 r  layer3_inst/layer3_N1_inst/M4[3]_INST_0/O
                         net (fo=0)                   0.000     0.477    M4[3]
                                                                      r  M4[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2564 Endpoints
Min Delay          2564 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[88]
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[89]
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[90]
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[91]
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X78Y122        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[88]
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X84Y117        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[89]
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X91Y121        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[90]
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X83Y120        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[91]
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=2116, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2116, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X76Y106        FDRE                                         r  layer0_reg/data_out_reg[103]/C





