<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_display.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_display.c<span style="font-size: 80%;"> (source / <a href="intel_display.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">7550</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">429</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2006-2007 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
<span class="lineNum">      21 </span>            :  * DEALINGS IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *      Eric Anholt &lt;eric@anholt.net&gt;
<span class="lineNum">      25 </span>            :  */
<span class="lineNum">      26 </span>            : 
<span class="lineNum">      27 </span>            : #ifdef __linux__
<span class="lineNum">      28 </span>            : #include &lt;linux/dmi.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;linux/module.h&gt;
<span class="lineNum">      30 </span>            : #include &lt;linux/input.h&gt;
<span class="lineNum">      31 </span>            : #include &lt;linux/i2c.h&gt;
<span class="lineNum">      32 </span>            : #include &lt;linux/kernel.h&gt;
<span class="lineNum">      33 </span>            : #include &lt;linux/slab.h&gt;
<span class="lineNum">      34 </span>            : #include &lt;linux/vgaarb.h&gt;
<span class="lineNum">      35 </span>            : #endif
<span class="lineNum">      36 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      37 </span>            : #include &lt;dev/pci/drm/drm_edid.h&gt;
<span class="lineNum">      38 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      39 </span>            : #include &lt;dev/pci/drm/i915_drm.h&gt;
<span class="lineNum">      40 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      41 </span>            : #include &quot;i915_trace.h&quot;
<span class="lineNum">      42 </span>            : #include &lt;dev/pci/drm/drm_atomic.h&gt;
<span class="lineNum">      43 </span>            : #include &lt;dev/pci/drm/drm_atomic_helper.h&gt;
<span class="lineNum">      44 </span>            : #include &lt;dev/pci/drm/drm_dp_helper.h&gt;
<span class="lineNum">      45 </span>            : #include &lt;dev/pci/drm/drm_crtc_helper.h&gt;
<span class="lineNum">      46 </span>            : #include &lt;dev/pci/drm/drm_plane_helper.h&gt;
<span class="lineNum">      47 </span>            : #include &lt;dev/pci/drm/drm_rect.h&gt;
<span class="lineNum">      48 </span>            : #ifdef __linux__
<span class="lineNum">      49 </span>            : #include &lt;linux/dma_remapping.h&gt;
<span class="lineNum">      50 </span>            : #endif
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : /* Primary plane formats for gen &lt;= 3 */
<span class="lineNum">      53 </span>            : static const uint32_t i8xx_primary_formats[] = {
<span class="lineNum">      54 </span>            :         DRM_FORMAT_C8,
<span class="lineNum">      55 </span>            :         DRM_FORMAT_RGB565,
<span class="lineNum">      56 </span>            :         DRM_FORMAT_XRGB1555,
<span class="lineNum">      57 </span>            :         DRM_FORMAT_XRGB8888,
<span class="lineNum">      58 </span>            : };
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span>            : /* Primary plane formats for gen &gt;= 4 */
<span class="lineNum">      61 </span>            : static const uint32_t i965_primary_formats[] = {
<span class="lineNum">      62 </span>            :         DRM_FORMAT_C8,
<span class="lineNum">      63 </span>            :         DRM_FORMAT_RGB565,
<span class="lineNum">      64 </span>            :         DRM_FORMAT_XRGB8888,
<span class="lineNum">      65 </span>            :         DRM_FORMAT_XBGR8888,
<span class="lineNum">      66 </span>            :         DRM_FORMAT_XRGB2101010,
<span class="lineNum">      67 </span>            :         DRM_FORMAT_XBGR2101010,
<span class="lineNum">      68 </span>            : };
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : static const uint32_t skl_primary_formats[] = {
<span class="lineNum">      71 </span>            :         DRM_FORMAT_C8,
<span class="lineNum">      72 </span>            :         DRM_FORMAT_RGB565,
<span class="lineNum">      73 </span>            :         DRM_FORMAT_XRGB8888,
<span class="lineNum">      74 </span>            :         DRM_FORMAT_XBGR8888,
<span class="lineNum">      75 </span>            :         DRM_FORMAT_ARGB8888,
<span class="lineNum">      76 </span>            :         DRM_FORMAT_ABGR8888,
<span class="lineNum">      77 </span>            :         DRM_FORMAT_XRGB2101010,
<span class="lineNum">      78 </span>            :         DRM_FORMAT_XBGR2101010,
<span class="lineNum">      79 </span>            :         DRM_FORMAT_YUYV,
<span class="lineNum">      80 </span>            :         DRM_FORMAT_YVYU,
<span class="lineNum">      81 </span>            :         DRM_FORMAT_UYVY,
<span class="lineNum">      82 </span>            :         DRM_FORMAT_VYUY,
<span class="lineNum">      83 </span>            : };
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            : /* Cursor formats */
<span class="lineNum">      86 </span>            : static const uint32_t intel_cursor_formats[] = {
<span class="lineNum">      87 </span>            :         DRM_FORMAT_ARGB8888,
<span class="lineNum">      88 </span>            : };
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            : static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span>            : static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
<span class="lineNum">      93 </span>            :                                 struct intel_crtc_state *pipe_config);
<span class="lineNum">      94 </span>            : static void ironlake_pch_clock_get(struct intel_crtc *crtc,
<span class="lineNum">      95 </span>            :                                    struct intel_crtc_state *pipe_config);
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span>            : static int intel_framebuffer_init(struct drm_device *dev,
<span class="lineNum">      98 </span>            :                                   struct intel_framebuffer *ifb,
<span class="lineNum">      99 </span>            :                                   struct drm_mode_fb_cmd2 *mode_cmd,
<span class="lineNum">     100 </span>            :                                   struct drm_i915_gem_object *obj);
<span class="lineNum">     101 </span>            : static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc);
<span class="lineNum">     102 </span>            : static void intel_set_pipe_timings(struct intel_crtc *intel_crtc);
<span class="lineNum">     103 </span>            : static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
<span class="lineNum">     104 </span>            :                                          struct intel_link_m_n *m_n,
<span class="lineNum">     105 </span>            :                                          struct intel_link_m_n *m2_n2);
<span class="lineNum">     106 </span>            : static void ironlake_set_pipeconf(struct drm_crtc *crtc);
<span class="lineNum">     107 </span>            : static void haswell_set_pipeconf(struct drm_crtc *crtc);
<span class="lineNum">     108 </span>            : static void intel_set_pipe_csc(struct drm_crtc *crtc);
<span class="lineNum">     109 </span>            : static void vlv_prepare_pll(struct intel_crtc *crtc,
<span class="lineNum">     110 </span>            :                             const struct intel_crtc_state *pipe_config);
<span class="lineNum">     111 </span>            : static void chv_prepare_pll(struct intel_crtc *crtc,
<span class="lineNum">     112 </span>            :                             const struct intel_crtc_state *pipe_config);
<span class="lineNum">     113 </span>            : static void intel_begin_crtc_commit(struct drm_crtc *, struct drm_crtc_state *);
<span class="lineNum">     114 </span>            : static void intel_finish_crtc_commit(struct drm_crtc *, struct drm_crtc_state *);
<span class="lineNum">     115 </span>            : static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc,
<span class="lineNum">     116 </span>            :         struct intel_crtc_state *crtc_state);
<span class="lineNum">     117 </span>            : static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state,
<span class="lineNum">     118 </span>            :                            int num_connectors);
<span class="lineNum">     119 </span>            : static void skylake_pfit_enable(struct intel_crtc *crtc);
<span class="lineNum">     120 </span>            : static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force);
<span class="lineNum">     121 </span>            : static void ironlake_pfit_enable(struct intel_crtc *crtc);
<span class="lineNum">     122 </span>            : static void intel_modeset_setup_hw_state(struct drm_device *dev);
<span class="lineNum">     123 </span>            : static void intel_pre_disable_primary(struct drm_crtc *crtc);
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            : typedef struct {
<span class="lineNum">     126 </span>            :         int     min, max;
<span class="lineNum">     127 </span>            : } intel_range_t;
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span>            : typedef struct {
<span class="lineNum">     130 </span>            :         int     dot_limit;
<span class="lineNum">     131 </span>            :         int     p2_slow, p2_fast;
<span class="lineNum">     132 </span>            : } intel_p2_t;
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span>            : typedef struct intel_limit intel_limit_t;
<span class="lineNum">     135 </span>            : struct intel_limit {
<span class="lineNum">     136 </span>            :         intel_range_t   dot, vco, n, m, m1, m2, p, p1;
<span class="lineNum">     137 </span>            :         intel_p2_t          p2;
<span class="lineNum">     138 </span>            : };
<a name="139"><span class="lineNum">     139 </span>            : </a>
<span class="lineNum">     140 </span>            : /* returns HPLL frequency in kHz */
<span class="lineNum">     141 </span><span class="lineNoCov">          0 : static int valleyview_get_vco(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     142 </span>            : {
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 };</span>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span>            :         /* Obtain SKU information */
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) &amp;</span>
<span class="lineNum">     148 </span>            :                 CCK_FUSE_HPLL_FREQ_MASK;
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         return vco_freq[hpll_freq] * 1000;</span>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 : static int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     155 </span>            :                                   const char *name, u32 reg)
<span class="lineNum">     156 </span>            : {
<span class="lineNum">     157 </span>            :         u32 val;
<span class="lineNum">     158 </span>            :         int divider;
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;hpll_freq == 0)</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;hpll_freq = valleyview_get_vco(dev_priv);</span>
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         val = vlv_cck_read(dev_priv, reg);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         divider = val &amp; CCK_FREQUENCY_VALUES;</span>
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         WARN((val &amp; CCK_FREQUENCY_STATUS) !=</span>
<span class="lineNum">     170 </span>            :              (divider &lt;&lt; CCK_FREQUENCY_STATUS_SHIFT),
<span class="lineNum">     171 </span>            :              &quot;%s change in progress\n&quot;, name);
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         return DIV_ROUND_CLOSEST(dev_priv-&gt;hpll_freq &lt;&lt; 1, divider + 1);</span>
<span class="lineNum">     174 </span>            : }
<a name="175"><span class="lineNum">     175 </span>            : </a>
<span class="lineNum">     176 </span>            : int
<span class="lineNum">     177 </span><span class="lineNoCov">          0 : intel_pch_rawclk(struct drm_device *dev)</span>
<span class="lineNum">     178 </span>            : {
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         WARN_ON(!HAS_PCH_SPLIT(dev));</span>
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         return I915_READ(PCH_RAWCLK_FREQ) &amp; RAWCLK_FREQ_MASK;</span>
<span class="lineNum">     184 </span>            : }
<a name="185"><span class="lineNum">     185 </span>            : </a>
<span class="lineNum">     186 </span>            : /* hrawclock is 1/4 the FSB frequency */
<span class="lineNum">     187 </span><span class="lineNoCov">          0 : int intel_hrawclk(struct drm_device *dev)</span>
<span class="lineNum">     188 </span>            : {
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     190 </span>            :         uint32_t clkcfg;
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span>            :         /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :                 return 200;</span>
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         clkcfg = I915_READ(CLKCFG);</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         switch (clkcfg &amp; CLKCFG_FSB_MASK) {</span>
<span class="lineNum">     198 </span>            :         case CLKCFG_FSB_400:
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 return 100;</span>
<span class="lineNum">     200 </span>            :         case CLKCFG_FSB_533:
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 return 133;</span>
<span class="lineNum">     202 </span>            :         case CLKCFG_FSB_667:
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 return 166;</span>
<span class="lineNum">     204 </span>            :         case CLKCFG_FSB_800:
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 return 200;</span>
<span class="lineNum">     206 </span>            :         case CLKCFG_FSB_1067:
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 return 266;</span>
<span class="lineNum">     208 </span>            :         case CLKCFG_FSB_1333:
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 return 333;</span>
<span class="lineNum">     210 </span>            :         /* these two are just a guess; one of them might be right */
<span class="lineNum">     211 </span>            :         case CLKCFG_FSB_1600:
<span class="lineNum">     212 </span>            :         case CLKCFG_FSB_1600_ALT:
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 return 400;</span>
<span class="lineNum">     214 </span>            :         default:
<span class="lineNum">     215 </span>            :                 return 133;
<span class="lineNum">     216 </span>            :         }
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     218 </span>            : 
<span class="lineNum">     219 </span><span class="lineNoCov">          0 : static void intel_update_czclk(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     220 </span>            : {
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         if (!IS_VALLEYVIEW(dev_priv))</span>
<span class="lineNum">     222 </span>            :                 return;
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         dev_priv-&gt;czclk_freq = vlv_get_cck_clock_hpll(dev_priv, &quot;czclk&quot;,</span>
<span class="lineNum">     225 </span>            :                                                       CCK_CZ_CLOCK_CONTROL);
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         DRM_DEBUG_DRIVER(&quot;CZ clock rate: %d kHz\n&quot;, dev_priv-&gt;czclk_freq);</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 : }</span>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<span class="lineNum">     230 </span>            : static inline u32 /* units of 100MHz */
<span class="lineNum">     231 </span><span class="lineNoCov">          0 : intel_fdi_link_freq(struct drm_device *dev)</span>
<span class="lineNum">     232 </span>            : {
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         if (IS_GEN5(dev)) {</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 return (I915_READ(FDI_PLL_BIOS_0) &amp; FDI_PLL_FB_CLOCK_MASK) + 2;</span>
<span class="lineNum">     236 </span>            :         } else
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 return 27;</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            : static const intel_limit_t intel_limits_i8xx_dac = {
<span class="lineNum">     241 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     242 </span>            :         .vco = { .min = 908000, .max = 1512000 },
<span class="lineNum">     243 </span>            :         .n = { .min = 2, .max = 16 },
<span class="lineNum">     244 </span>            :         .m = { .min = 96, .max = 140 },
<span class="lineNum">     245 </span>            :         .m1 = { .min = 18, .max = 26 },
<span class="lineNum">     246 </span>            :         .m2 = { .min = 6, .max = 16 },
<span class="lineNum">     247 </span>            :         .p = { .min = 4, .max = 128 },
<span class="lineNum">     248 </span>            :         .p1 = { .min = 2, .max = 33 },
<span class="lineNum">     249 </span>            :         .p2 = { .dot_limit = 165000,
<span class="lineNum">     250 </span>            :                 .p2_slow = 4, .p2_fast = 2 },
<span class="lineNum">     251 </span>            : };
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span>            : static const intel_limit_t intel_limits_i8xx_dvo = {
<span class="lineNum">     254 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     255 </span>            :         .vco = { .min = 908000, .max = 1512000 },
<span class="lineNum">     256 </span>            :         .n = { .min = 2, .max = 16 },
<span class="lineNum">     257 </span>            :         .m = { .min = 96, .max = 140 },
<span class="lineNum">     258 </span>            :         .m1 = { .min = 18, .max = 26 },
<span class="lineNum">     259 </span>            :         .m2 = { .min = 6, .max = 16 },
<span class="lineNum">     260 </span>            :         .p = { .min = 4, .max = 128 },
<span class="lineNum">     261 </span>            :         .p1 = { .min = 2, .max = 33 },
<span class="lineNum">     262 </span>            :         .p2 = { .dot_limit = 165000,
<span class="lineNum">     263 </span>            :                 .p2_slow = 4, .p2_fast = 4 },
<span class="lineNum">     264 </span>            : };
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span>            : static const intel_limit_t intel_limits_i8xx_lvds = {
<span class="lineNum">     267 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     268 </span>            :         .vco = { .min = 908000, .max = 1512000 },
<span class="lineNum">     269 </span>            :         .n = { .min = 2, .max = 16 },
<span class="lineNum">     270 </span>            :         .m = { .min = 96, .max = 140 },
<span class="lineNum">     271 </span>            :         .m1 = { .min = 18, .max = 26 },
<span class="lineNum">     272 </span>            :         .m2 = { .min = 6, .max = 16 },
<span class="lineNum">     273 </span>            :         .p = { .min = 4, .max = 128 },
<span class="lineNum">     274 </span>            :         .p1 = { .min = 1, .max = 6 },
<span class="lineNum">     275 </span>            :         .p2 = { .dot_limit = 165000,
<span class="lineNum">     276 </span>            :                 .p2_slow = 14, .p2_fast = 7 },
<span class="lineNum">     277 </span>            : };
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span>            : static const intel_limit_t intel_limits_i9xx_sdvo = {
<span class="lineNum">     280 </span>            :         .dot = { .min = 20000, .max = 400000 },
<span class="lineNum">     281 </span>            :         .vco = { .min = 1400000, .max = 2800000 },
<span class="lineNum">     282 </span>            :         .n = { .min = 1, .max = 6 },
<span class="lineNum">     283 </span>            :         .m = { .min = 70, .max = 120 },
<span class="lineNum">     284 </span>            :         .m1 = { .min = 8, .max = 18 },
<span class="lineNum">     285 </span>            :         .m2 = { .min = 3, .max = 7 },
<span class="lineNum">     286 </span>            :         .p = { .min = 5, .max = 80 },
<span class="lineNum">     287 </span>            :         .p1 = { .min = 1, .max = 8 },
<span class="lineNum">     288 </span>            :         .p2 = { .dot_limit = 200000,
<span class="lineNum">     289 </span>            :                 .p2_slow = 10, .p2_fast = 5 },
<span class="lineNum">     290 </span>            : };
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            : static const intel_limit_t intel_limits_i9xx_lvds = {
<span class="lineNum">     293 </span>            :         .dot = { .min = 20000, .max = 400000 },
<span class="lineNum">     294 </span>            :         .vco = { .min = 1400000, .max = 2800000 },
<span class="lineNum">     295 </span>            :         .n = { .min = 1, .max = 6 },
<span class="lineNum">     296 </span>            :         .m = { .min = 70, .max = 120 },
<span class="lineNum">     297 </span>            :         .m1 = { .min = 8, .max = 18 },
<span class="lineNum">     298 </span>            :         .m2 = { .min = 3, .max = 7 },
<span class="lineNum">     299 </span>            :         .p = { .min = 7, .max = 98 },
<span class="lineNum">     300 </span>            :         .p1 = { .min = 1, .max = 8 },
<span class="lineNum">     301 </span>            :         .p2 = { .dot_limit = 112000,
<span class="lineNum">     302 </span>            :                 .p2_slow = 14, .p2_fast = 7 },
<span class="lineNum">     303 </span>            : };
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span>            : static const intel_limit_t intel_limits_g4x_sdvo = {
<span class="lineNum">     307 </span>            :         .dot = { .min = 25000, .max = 270000 },
<span class="lineNum">     308 </span>            :         .vco = { .min = 1750000, .max = 3500000},
<span class="lineNum">     309 </span>            :         .n = { .min = 1, .max = 4 },
<span class="lineNum">     310 </span>            :         .m = { .min = 104, .max = 138 },
<span class="lineNum">     311 </span>            :         .m1 = { .min = 17, .max = 23 },
<span class="lineNum">     312 </span>            :         .m2 = { .min = 5, .max = 11 },
<span class="lineNum">     313 </span>            :         .p = { .min = 10, .max = 30 },
<span class="lineNum">     314 </span>            :         .p1 = { .min = 1, .max = 3},
<span class="lineNum">     315 </span>            :         .p2 = { .dot_limit = 270000,
<span class="lineNum">     316 </span>            :                 .p2_slow = 10,
<span class="lineNum">     317 </span>            :                 .p2_fast = 10
<span class="lineNum">     318 </span>            :         },
<span class="lineNum">     319 </span>            : };
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span>            : static const intel_limit_t intel_limits_g4x_hdmi = {
<span class="lineNum">     322 </span>            :         .dot = { .min = 22000, .max = 400000 },
<span class="lineNum">     323 </span>            :         .vco = { .min = 1750000, .max = 3500000},
<span class="lineNum">     324 </span>            :         .n = { .min = 1, .max = 4 },
<span class="lineNum">     325 </span>            :         .m = { .min = 104, .max = 138 },
<span class="lineNum">     326 </span>            :         .m1 = { .min = 16, .max = 23 },
<span class="lineNum">     327 </span>            :         .m2 = { .min = 5, .max = 11 },
<span class="lineNum">     328 </span>            :         .p = { .min = 5, .max = 80 },
<span class="lineNum">     329 </span>            :         .p1 = { .min = 1, .max = 8},
<span class="lineNum">     330 </span>            :         .p2 = { .dot_limit = 165000,
<span class="lineNum">     331 </span>            :                 .p2_slow = 10, .p2_fast = 5 },
<span class="lineNum">     332 </span>            : };
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span>            : static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
<span class="lineNum">     335 </span>            :         .dot = { .min = 20000, .max = 115000 },
<span class="lineNum">     336 </span>            :         .vco = { .min = 1750000, .max = 3500000 },
<span class="lineNum">     337 </span>            :         .n = { .min = 1, .max = 3 },
<span class="lineNum">     338 </span>            :         .m = { .min = 104, .max = 138 },
<span class="lineNum">     339 </span>            :         .m1 = { .min = 17, .max = 23 },
<span class="lineNum">     340 </span>            :         .m2 = { .min = 5, .max = 11 },
<span class="lineNum">     341 </span>            :         .p = { .min = 28, .max = 112 },
<span class="lineNum">     342 </span>            :         .p1 = { .min = 2, .max = 8 },
<span class="lineNum">     343 </span>            :         .p2 = { .dot_limit = 0,
<span class="lineNum">     344 </span>            :                 .p2_slow = 14, .p2_fast = 14
<span class="lineNum">     345 </span>            :         },
<span class="lineNum">     346 </span>            : };
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span>            : static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
<span class="lineNum">     349 </span>            :         .dot = { .min = 80000, .max = 224000 },
<span class="lineNum">     350 </span>            :         .vco = { .min = 1750000, .max = 3500000 },
<span class="lineNum">     351 </span>            :         .n = { .min = 1, .max = 3 },
<span class="lineNum">     352 </span>            :         .m = { .min = 104, .max = 138 },
<span class="lineNum">     353 </span>            :         .m1 = { .min = 17, .max = 23 },
<span class="lineNum">     354 </span>            :         .m2 = { .min = 5, .max = 11 },
<span class="lineNum">     355 </span>            :         .p = { .min = 14, .max = 42 },
<span class="lineNum">     356 </span>            :         .p1 = { .min = 2, .max = 6 },
<span class="lineNum">     357 </span>            :         .p2 = { .dot_limit = 0,
<span class="lineNum">     358 </span>            :                 .p2_slow = 7, .p2_fast = 7
<span class="lineNum">     359 </span>            :         },
<span class="lineNum">     360 </span>            : };
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span>            : static const intel_limit_t intel_limits_pineview_sdvo = {
<span class="lineNum">     363 </span>            :         .dot = { .min = 20000, .max = 400000},
<span class="lineNum">     364 </span>            :         .vco = { .min = 1700000, .max = 3500000 },
<span class="lineNum">     365 </span>            :         /* Pineview's Ncounter is a ring counter */
<span class="lineNum">     366 </span>            :         .n = { .min = 3, .max = 6 },
<span class="lineNum">     367 </span>            :         .m = { .min = 2, .max = 256 },
<span class="lineNum">     368 </span>            :         /* Pineview only has one combined m divider, which we treat as m2. */
<span class="lineNum">     369 </span>            :         .m1 = { .min = 0, .max = 0 },
<span class="lineNum">     370 </span>            :         .m2 = { .min = 0, .max = 254 },
<span class="lineNum">     371 </span>            :         .p = { .min = 5, .max = 80 },
<span class="lineNum">     372 </span>            :         .p1 = { .min = 1, .max = 8 },
<span class="lineNum">     373 </span>            :         .p2 = { .dot_limit = 200000,
<span class="lineNum">     374 </span>            :                 .p2_slow = 10, .p2_fast = 5 },
<span class="lineNum">     375 </span>            : };
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span>            : static const intel_limit_t intel_limits_pineview_lvds = {
<span class="lineNum">     378 </span>            :         .dot = { .min = 20000, .max = 400000 },
<span class="lineNum">     379 </span>            :         .vco = { .min = 1700000, .max = 3500000 },
<span class="lineNum">     380 </span>            :         .n = { .min = 3, .max = 6 },
<span class="lineNum">     381 </span>            :         .m = { .min = 2, .max = 256 },
<span class="lineNum">     382 </span>            :         .m1 = { .min = 0, .max = 0 },
<span class="lineNum">     383 </span>            :         .m2 = { .min = 0, .max = 254 },
<span class="lineNum">     384 </span>            :         .p = { .min = 7, .max = 112 },
<span class="lineNum">     385 </span>            :         .p1 = { .min = 1, .max = 8 },
<span class="lineNum">     386 </span>            :         .p2 = { .dot_limit = 112000,
<span class="lineNum">     387 </span>            :                 .p2_slow = 14, .p2_fast = 14 },
<span class="lineNum">     388 </span>            : };
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span>            : /* Ironlake / Sandybridge
<span class="lineNum">     391 </span>            :  *
<span class="lineNum">     392 </span>            :  * We calculate clock using (register_value + 2) for N/M1/M2, so here
<span class="lineNum">     393 </span>            :  * the range value for them is (actual_value - 2).
<span class="lineNum">     394 </span>            :  */
<span class="lineNum">     395 </span>            : static const intel_limit_t intel_limits_ironlake_dac = {
<span class="lineNum">     396 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     397 </span>            :         .vco = { .min = 1760000, .max = 3510000 },
<span class="lineNum">     398 </span>            :         .n = { .min = 1, .max = 5 },
<span class="lineNum">     399 </span>            :         .m = { .min = 79, .max = 127 },
<span class="lineNum">     400 </span>            :         .m1 = { .min = 12, .max = 22 },
<span class="lineNum">     401 </span>            :         .m2 = { .min = 5, .max = 9 },
<span class="lineNum">     402 </span>            :         .p = { .min = 5, .max = 80 },
<span class="lineNum">     403 </span>            :         .p1 = { .min = 1, .max = 8 },
<span class="lineNum">     404 </span>            :         .p2 = { .dot_limit = 225000,
<span class="lineNum">     405 </span>            :                 .p2_slow = 10, .p2_fast = 5 },
<span class="lineNum">     406 </span>            : };
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span>            : static const intel_limit_t intel_limits_ironlake_single_lvds = {
<span class="lineNum">     409 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     410 </span>            :         .vco = { .min = 1760000, .max = 3510000 },
<span class="lineNum">     411 </span>            :         .n = { .min = 1, .max = 3 },
<span class="lineNum">     412 </span>            :         .m = { .min = 79, .max = 118 },
<span class="lineNum">     413 </span>            :         .m1 = { .min = 12, .max = 22 },
<span class="lineNum">     414 </span>            :         .m2 = { .min = 5, .max = 9 },
<span class="lineNum">     415 </span>            :         .p = { .min = 28, .max = 112 },
<span class="lineNum">     416 </span>            :         .p1 = { .min = 2, .max = 8 },
<span class="lineNum">     417 </span>            :         .p2 = { .dot_limit = 225000,
<span class="lineNum">     418 </span>            :                 .p2_slow = 14, .p2_fast = 14 },
<span class="lineNum">     419 </span>            : };
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span>            : static const intel_limit_t intel_limits_ironlake_dual_lvds = {
<span class="lineNum">     422 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     423 </span>            :         .vco = { .min = 1760000, .max = 3510000 },
<span class="lineNum">     424 </span>            :         .n = { .min = 1, .max = 3 },
<span class="lineNum">     425 </span>            :         .m = { .min = 79, .max = 127 },
<span class="lineNum">     426 </span>            :         .m1 = { .min = 12, .max = 22 },
<span class="lineNum">     427 </span>            :         .m2 = { .min = 5, .max = 9 },
<span class="lineNum">     428 </span>            :         .p = { .min = 14, .max = 56 },
<span class="lineNum">     429 </span>            :         .p1 = { .min = 2, .max = 8 },
<span class="lineNum">     430 </span>            :         .p2 = { .dot_limit = 225000,
<span class="lineNum">     431 </span>            :                 .p2_slow = 7, .p2_fast = 7 },
<span class="lineNum">     432 </span>            : };
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span>            : /* LVDS 100mhz refclk limits. */
<span class="lineNum">     435 </span>            : static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
<span class="lineNum">     436 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     437 </span>            :         .vco = { .min = 1760000, .max = 3510000 },
<span class="lineNum">     438 </span>            :         .n = { .min = 1, .max = 2 },
<span class="lineNum">     439 </span>            :         .m = { .min = 79, .max = 126 },
<span class="lineNum">     440 </span>            :         .m1 = { .min = 12, .max = 22 },
<span class="lineNum">     441 </span>            :         .m2 = { .min = 5, .max = 9 },
<span class="lineNum">     442 </span>            :         .p = { .min = 28, .max = 112 },
<span class="lineNum">     443 </span>            :         .p1 = { .min = 2, .max = 8 },
<span class="lineNum">     444 </span>            :         .p2 = { .dot_limit = 225000,
<span class="lineNum">     445 </span>            :                 .p2_slow = 14, .p2_fast = 14 },
<span class="lineNum">     446 </span>            : };
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span>            : static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
<span class="lineNum">     449 </span>            :         .dot = { .min = 25000, .max = 350000 },
<span class="lineNum">     450 </span>            :         .vco = { .min = 1760000, .max = 3510000 },
<span class="lineNum">     451 </span>            :         .n = { .min = 1, .max = 3 },
<span class="lineNum">     452 </span>            :         .m = { .min = 79, .max = 126 },
<span class="lineNum">     453 </span>            :         .m1 = { .min = 12, .max = 22 },
<span class="lineNum">     454 </span>            :         .m2 = { .min = 5, .max = 9 },
<span class="lineNum">     455 </span>            :         .p = { .min = 14, .max = 42 },
<span class="lineNum">     456 </span>            :         .p1 = { .min = 2, .max = 6 },
<span class="lineNum">     457 </span>            :         .p2 = { .dot_limit = 225000,
<span class="lineNum">     458 </span>            :                 .p2_slow = 7, .p2_fast = 7 },
<span class="lineNum">     459 </span>            : };
<span class="lineNum">     460 </span>            : 
<span class="lineNum">     461 </span>            : static const intel_limit_t intel_limits_vlv = {
<span class="lineNum">     462 </span>            :          /*
<span class="lineNum">     463 </span>            :           * These are the data rate limits (measured in fast clocks)
<span class="lineNum">     464 </span>            :           * since those are the strictest limits we have. The fast
<span class="lineNum">     465 </span>            :           * clock and actual rate limits are more relaxed, so checking
<span class="lineNum">     466 </span>            :           * them would make no difference.
<span class="lineNum">     467 </span>            :           */
<span class="lineNum">     468 </span>            :         .dot = { .min = 25000 * 5, .max = 270000 * 5 },
<span class="lineNum">     469 </span>            :         .vco = { .min = 4000000, .max = 6000000 },
<span class="lineNum">     470 </span>            :         .n = { .min = 1, .max = 7 },
<span class="lineNum">     471 </span>            :         .m1 = { .min = 2, .max = 3 },
<span class="lineNum">     472 </span>            :         .m2 = { .min = 11, .max = 156 },
<span class="lineNum">     473 </span>            :         .p1 = { .min = 2, .max = 3 },
<span class="lineNum">     474 </span>            :         .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */
<span class="lineNum">     475 </span>            : };
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span>            : static const intel_limit_t intel_limits_chv = {
<span class="lineNum">     478 </span>            :         /*
<span class="lineNum">     479 </span>            :          * These are the data rate limits (measured in fast clocks)
<span class="lineNum">     480 </span>            :          * since those are the strictest limits we have.  The fast
<span class="lineNum">     481 </span>            :          * clock and actual rate limits are more relaxed, so checking
<span class="lineNum">     482 </span>            :          * them would make no difference.
<span class="lineNum">     483 </span>            :          */
<span class="lineNum">     484 </span>            :         .dot = { .min = 25000 * 5, .max = 540000 * 5},
<span class="lineNum">     485 </span>            :         .vco = { .min = 4800000, .max = 6480000 },
<span class="lineNum">     486 </span>            :         .n = { .min = 1, .max = 1 },
<span class="lineNum">     487 </span>            :         .m1 = { .min = 2, .max = 2 },
<span class="lineNum">     488 </span>            :         .m2 = { .min = 24 &lt;&lt; 22, .max = 175 &lt;&lt; 22 },
<span class="lineNum">     489 </span>            :         .p1 = { .min = 2, .max = 4 },
<span class="lineNum">     490 </span>            :         .p2 = { .p2_slow = 1, .p2_fast = 14 },
<span class="lineNum">     491 </span>            : };
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span>            : static const intel_limit_t intel_limits_bxt = {
<span class="lineNum">     494 </span>            :         /* FIXME: find real dot limits */
<span class="lineNum">     495 </span>            :         .dot = { .min = 0, .max = INT_MAX },
<span class="lineNum">     496 </span>            :         .vco = { .min = 4800000, .max = 6700000 },
<span class="lineNum">     497 </span>            :         .n = { .min = 1, .max = 1 },
<span class="lineNum">     498 </span>            :         .m1 = { .min = 2, .max = 2 },
<span class="lineNum">     499 </span>            :         /* FIXME: find real m2 limits */
<span class="lineNum">     500 </span>            :         .m2 = { .min = 2 &lt;&lt; 22, .max = 255 &lt;&lt; 22 },
<span class="lineNum">     501 </span>            :         .p1 = { .min = 2, .max = 4 },
<span class="lineNum">     502 </span>            :         .p2 = { .p2_slow = 1, .p2_fast = 20 },
<span class="lineNum">     503 </span>            : };
<a name="504"><span class="lineNum">     504 </span>            : </a>
<span class="lineNum">     505 </span>            : static bool
<span class="lineNum">     506 </span><span class="lineNoCov">          0 : needs_modeset(struct drm_crtc_state *state)</span>
<span class="lineNum">     507 </span>            : {
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         return drm_atomic_crtc_needs_modeset(state);</span>
<span class="lineNum">     509 </span>            : }
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span>            : /**
<a name="512"><span class="lineNum">     512 </span>            :  * Returns whether any output on the specified pipe is of the specified type</a>
<span class="lineNum">     513 </span>            :  */
<span class="lineNum">     514 </span><span class="lineNoCov">          0 : bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type)</span>
<span class="lineNum">     515 </span>            : {
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">     517 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, &amp;crtc-&gt;base, encoder)</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;type == type)</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">     522 </span>            : 
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     525 </span>            : 
<span class="lineNum">     526 </span>            : /**
<span class="lineNum">     527 </span>            :  * Returns whether any output on the specified pipe will have the specified
<span class="lineNum">     528 </span>            :  * type after a staged modeset is complete, i.e., the same as
<span class="lineNum">     529 </span>            :  * intel_pipe_has_type() but looking at encoder-&gt;new_crtc instead of
<a name="530"><span class="lineNum">     530 </span>            :  * encoder-&gt;crtc.</a>
<span class="lineNum">     531 </span>            :  */
<span class="lineNum">     532 </span><span class="lineNoCov">          0 : static bool intel_pipe_will_have_type(const struct intel_crtc_state *crtc_state,</span>
<span class="lineNum">     533 </span>            :                                       int type)
<span class="lineNum">     534 </span>            : {
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = crtc_state-&gt;base.state;</span>
<span class="lineNum">     536 </span>            :         struct drm_connector *connector;
<span class="lineNum">     537 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">     538 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">     539 </span>            :         int i, num_connectors = 0;
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != crtc_state-&gt;base.crtc)</span>
<span class="lineNum">     543 </span>            :                         continue;
<span class="lineNum">     544 </span>            : 
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 num_connectors++;</span>
<span class="lineNum">     546 </span>            : 
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 encoder = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;type == type)</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">     550 </span>            :         }
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         WARN_ON(num_connectors == 0);</span>
<span class="lineNum">     553 </span>            : 
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 : }</span>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<span class="lineNum">     557 </span>            : static const intel_limit_t *
<span class="lineNum">     558 </span><span class="lineNoCov">          0 : intel_ironlake_limit(struct intel_crtc_state *crtc_state, int refclk)</span>
<span class="lineNum">     559 </span>            : {
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">     561 </span>            :         const intel_limit_t *limit;
<span class="lineNum">     562 </span>            : 
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :                 if (intel_is_dual_link_lvds(dev)) {</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                         if (refclk == 100000)</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                                 limit = &amp;intel_limits_ironlake_dual_lvds_100m;</span>
<span class="lineNum">     567 </span>            :                         else
<span class="lineNum">     568 </span>            :                                 limit = &amp;intel_limits_ironlake_dual_lvds;
<span class="lineNum">     569 </span>            :                 } else {
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :                         if (refclk == 100000)</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                                 limit = &amp;intel_limits_ironlake_single_lvds_100m;</span>
<span class="lineNum">     572 </span>            :                         else
<span class="lineNum">     573 </span>            :                                 limit = &amp;intel_limits_ironlake_single_lvds;
<span class="lineNum">     574 </span>            :                 }
<span class="lineNum">     575 </span>            :         } else
<span class="lineNum">     576 </span>            :                 limit = &amp;intel_limits_ironlake_dac;
<span class="lineNum">     577 </span>            : 
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         return limit;</span>
<span class="lineNum">     579 </span>            : }
<a name="580"><span class="lineNum">     580 </span>            : </a>
<span class="lineNum">     581 </span>            : static const intel_limit_t *
<span class="lineNum">     582 </span><span class="lineNoCov">          0 : intel_g4x_limit(struct intel_crtc_state *crtc_state)</span>
<span class="lineNum">     583 </span>            : {
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">     585 </span>            :         const intel_limit_t *limit;
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 if (intel_is_dual_link_lvds(dev))</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                         limit = &amp;intel_limits_g4x_dual_channel_lvds;</span>
<span class="lineNum">     590 </span>            :                 else
<span class="lineNum">     591 </span>            :                         limit = &amp;intel_limits_g4x_single_channel_lvds;
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :         } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI) ||</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                    intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_ANALOG)) {</span>
<span class="lineNum">     594 </span>            :                 limit = &amp;intel_limits_g4x_hdmi;
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO)) {</span>
<span class="lineNum">     596 </span>            :                 limit = &amp;intel_limits_g4x_sdvo;
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :         } else /* The option is for other outputs */</span>
<span class="lineNum">     598 </span>            :                 limit = &amp;intel_limits_i9xx_sdvo;
<span class="lineNum">     599 </span>            : 
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :         return limit;</span>
<span class="lineNum">     601 </span>            : }
<a name="602"><span class="lineNum">     602 </span>            : </a>
<span class="lineNum">     603 </span>            : static const intel_limit_t *
<span class="lineNum">     604 </span><span class="lineNoCov">          0 : intel_limit(struct intel_crtc_state *crtc_state, int refclk)</span>
<span class="lineNum">     605 </span>            : {
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">     607 </span>            :         const intel_limit_t *limit;
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev))</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 limit = &amp;intel_limits_bxt;</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         else if (HAS_PCH_SPLIT(dev))</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 limit = intel_ironlake_limit(crtc_state, refclk);</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         else if (IS_G4X(dev)) {</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :                 limit = intel_g4x_limit(crtc_state);</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         } else if (IS_PINEVIEW(dev)) {</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                         limit = &amp;intel_limits_pineview_lvds;</span>
<span class="lineNum">     618 </span>            :                 else
<span class="lineNum">     619 </span>            :                         limit = &amp;intel_limits_pineview_sdvo;
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">     621 </span>            :                 limit = &amp;intel_limits_chv;
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">     623 </span>            :                 limit = &amp;intel_limits_vlv;
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         } else if (!IS_GEN2(dev)) {</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :                 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                         limit = &amp;intel_limits_i9xx_lvds;</span>
<span class="lineNum">     627 </span>            :                 else
<span class="lineNum">     628 </span>            :                         limit = &amp;intel_limits_i9xx_sdvo;
<span class="lineNum">     629 </span>            :         } else {
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :                         limit = &amp;intel_limits_i8xx_lvds;</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO))</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                         limit = &amp;intel_limits_i8xx_dvo;</span>
<span class="lineNum">     634 </span>            :                 else
<span class="lineNum">     635 </span>            :                         limit = &amp;intel_limits_i8xx_dac;
<span class="lineNum">     636 </span>            :         }
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         return limit;</span>
<span class="lineNum">     638 </span>            : }
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span>            : /*
<span class="lineNum">     641 </span>            :  * Platform specific helpers to calculate the port PLL loopback- (clock.m),
<span class="lineNum">     642 </span>            :  * and post-divider (clock.p) values, pre- (clock.vco) and post-divided fast
<span class="lineNum">     643 </span>            :  * (clock.dot) clock rates. This fast dot clock is fed to the port's IO logic.
<span class="lineNum">     644 </span>            :  * The helpers' return value is the rate of the clock that is fed to the
<span class="lineNum">     645 </span>            :  * display engine's pipe which can be the above fast dot clock rate or a
<span class="lineNum">     646 </span>            :  * divided-down version of it.
<a name="647"><span class="lineNum">     647 </span>            :  */</a>
<span class="lineNum">     648 </span>            : /* m1 is reserved as 0 in Pineview, n is a ring counter */
<span class="lineNum">     649 </span><span class="lineNoCov">          0 : static int pnv_calc_dpll_params(int refclk, intel_clock_t *clock)</span>
<span class="lineNum">     650 </span>            : {
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :         clock-&gt;m = clock-&gt;m2 + 2;</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         clock-&gt;p = clock-&gt;p1 * clock-&gt;p2;</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :         if (WARN_ON(clock-&gt;n == 0 || clock-&gt;p == 0))</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         clock-&gt;vco = DIV_ROUND_CLOSEST(refclk * clock-&gt;m, clock-&gt;n);</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :         clock-&gt;dot = DIV_ROUND_CLOSEST(clock-&gt;vco, clock-&gt;p);</span>
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         return clock-&gt;dot;</span>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span><span class="lineNoCov">          0 : static uint32_t i9xx_dpll_compute_m(struct dpll *dpll)</span>
<span class="lineNum">     662 </span>            : {
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         return 5 * (dpll-&gt;m1 + 2) + (dpll-&gt;m2 + 2);</span>
<a name="664"><span class="lineNum">     664 </span>            : }</a>
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span><span class="lineNoCov">          0 : static int i9xx_calc_dpll_params(int refclk, intel_clock_t *clock)</span>
<span class="lineNum">     667 </span>            : {
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         clock-&gt;m = i9xx_dpll_compute_m(clock);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         clock-&gt;p = clock-&gt;p1 * clock-&gt;p2;</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :         if (WARN_ON(clock-&gt;n + 2 == 0 || clock-&gt;p == 0))</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         clock-&gt;vco = DIV_ROUND_CLOSEST(refclk * clock-&gt;m, clock-&gt;n + 2);</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :         clock-&gt;dot = DIV_ROUND_CLOSEST(clock-&gt;vco, clock-&gt;p);</span>
<span class="lineNum">     674 </span>            : 
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         return clock-&gt;dot;</span>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span><span class="lineNoCov">          0 : static int vlv_calc_dpll_params(int refclk, intel_clock_t *clock)</span>
<span class="lineNum">     679 </span>            : {
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         clock-&gt;m = clock-&gt;m1 * clock-&gt;m2;</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :         clock-&gt;p = clock-&gt;p1 * clock-&gt;p2;</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         if (WARN_ON(clock-&gt;n == 0 || clock-&gt;p == 0))</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :         clock-&gt;vco = DIV_ROUND_CLOSEST(refclk * clock-&gt;m, clock-&gt;n);</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :         clock-&gt;dot = DIV_ROUND_CLOSEST(clock-&gt;vco, clock-&gt;p);</span>
<span class="lineNum">     686 </span>            : 
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :         return clock-&gt;dot / 5;</span>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineNoCov">          0 : int chv_calc_dpll_params(int refclk, intel_clock_t *clock)</span>
<span class="lineNum">     691 </span>            : {
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :         clock-&gt;m = clock-&gt;m1 * clock-&gt;m2;</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         clock-&gt;p = clock-&gt;p1 * clock-&gt;p2;</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :         if (WARN_ON(clock-&gt;n == 0 || clock-&gt;p == 0))</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :         clock-&gt;vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock-&gt;m,</span>
<span class="lineNum">     697 </span>            :                         clock-&gt;n &lt;&lt; 22);
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :         clock-&gt;dot = DIV_ROUND_CLOSEST(clock-&gt;vco, clock-&gt;p);</span>
<span class="lineNum">     699 </span>            : 
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :         return clock-&gt;dot / 5;</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     702 </span>            : 
<span class="lineNum">     703 </span>            : #define INTELPllInvalid(s)   do { /* DRM_DEBUG(s); */ return false; } while (0)
<span class="lineNum">     704 </span>            : /**
<span class="lineNum">     705 </span>            :  * Returns whether the given set of divisors are valid for a given refclk with
<span class="lineNum">     706 </span>            :  * the given connectors.
<a name="707"><span class="lineNum">     707 </span>            :  */</a>
<span class="lineNum">     708 </span>            : 
<span class="lineNum">     709 </span><span class="lineNoCov">          0 : static bool intel_PLL_is_valid(struct drm_device *dev,</span>
<span class="lineNum">     710 </span>            :                                const intel_limit_t *limit,
<span class="lineNum">     711 </span>            :                                const intel_clock_t *clock)
<span class="lineNum">     712 </span>            : {
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         if (clock-&gt;n   &lt; limit-&gt;n.min   || limit-&gt;n.max   &lt; clock-&gt;n)</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                 INTELPllInvalid(&quot;n out of range\n&quot;);</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         if (clock-&gt;p1  &lt; limit-&gt;p1.min  || limit-&gt;p1.max  &lt; clock-&gt;p1)</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 INTELPllInvalid(&quot;p1 out of range\n&quot;);</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         if (clock-&gt;m2  &lt; limit-&gt;m2.min  || limit-&gt;m2.max  &lt; clock-&gt;m2)</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 INTELPllInvalid(&quot;m2 out of range\n&quot;);</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         if (clock-&gt;m1  &lt; limit-&gt;m1.min  || limit-&gt;m1.max  &lt; clock-&gt;m1)</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 INTELPllInvalid(&quot;m1 out of range\n&quot;);</span>
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         if (!IS_PINEVIEW(dev) &amp;&amp; !IS_VALLEYVIEW(dev) &amp;&amp; !IS_BROXTON(dev))</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 if (clock-&gt;m1 &lt;= clock-&gt;m2)</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                         INTELPllInvalid(&quot;m1 &lt;= m2\n&quot;);</span>
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         if (!IS_VALLEYVIEW(dev) &amp;&amp; !IS_BROXTON(dev)) {</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 if (clock-&gt;p &lt; limit-&gt;p.min || limit-&gt;p.max &lt; clock-&gt;p)</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                         INTELPllInvalid(&quot;p out of range\n&quot;);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 if (clock-&gt;m &lt; limit-&gt;m.min || limit-&gt;m.max &lt; clock-&gt;m)</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                         INTELPllInvalid(&quot;m out of range\n&quot;);</span>
<span class="lineNum">     731 </span>            :         }
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         if (clock-&gt;vco &lt; limit-&gt;vco.min || limit-&gt;vco.max &lt; clock-&gt;vco)</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 INTELPllInvalid(&quot;vco out of range\n&quot;);</span>
<span class="lineNum">     735 </span>            :         /* XXX: We may need to be checking &quot;Dot clock&quot; depending on the multiplier,
<span class="lineNum">     736 </span>            :          * connector, etc., rather than just a single range.
<span class="lineNum">     737 </span>            :          */
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :         if (clock-&gt;dot &lt; limit-&gt;dot.min || limit-&gt;dot.max &lt; clock-&gt;dot)</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 INTELPllInvalid(&quot;dot out of range\n&quot;);</span>
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 : }</span>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<span class="lineNum">     744 </span>            : static int
<span class="lineNum">     745 </span><span class="lineNoCov">          0 : i9xx_select_p2_div(const intel_limit_t *limit,</span>
<span class="lineNum">     746 </span>            :                    const struct intel_crtc_state *crtc_state,
<span class="lineNum">     747 </span>            :                    int target)
<span class="lineNum">     748 </span>            : {
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {</span>
<span class="lineNum">     752 </span>            :                 /*
<span class="lineNum">     753 </span>            :                  * For LVDS just rely on its current settings for dual-channel.
<span class="lineNum">     754 </span>            :                  * We haven't figured out how to reliably set up different
<span class="lineNum">     755 </span>            :                  * single/dual channel state, if we even can.
<span class="lineNum">     756 </span>            :                  */
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 if (intel_is_dual_link_lvds(dev))</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :                         return limit-&gt;p2.p2_fast;</span>
<span class="lineNum">     759 </span>            :                 else
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :                         return limit-&gt;p2.p2_slow;</span>
<span class="lineNum">     761 </span>            :         } else {
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 if (target &lt; limit-&gt;p2.dot_limit)</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                         return limit-&gt;p2.p2_slow;</span>
<span class="lineNum">     764 </span>            :                 else
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         return limit-&gt;p2.p2_fast;</span>
<span class="lineNum">     766 </span>            :         }
<span class="lineNum">     767 </span><span class="lineNoCov">          0 : }</span>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<span class="lineNum">     769 </span>            : static bool
<span class="lineNum">     770 </span><span class="lineNoCov">          0 : i9xx_find_best_dpll(const intel_limit_t *limit,</span>
<span class="lineNum">     771 </span>            :                     struct intel_crtc_state *crtc_state,
<span class="lineNum">     772 </span>            :                     int target, int refclk, intel_clock_t *match_clock,
<span class="lineNum">     773 </span>            :                     intel_clock_t *best_clock)
<span class="lineNum">     774 </span>            : {
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">     777 </span>            :         int err = target;
<span class="lineNum">     778 </span>            : 
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         memset(best_clock, 0, sizeof(*best_clock));</span>
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         clock.p2 = i9xx_select_p2_div(limit, crtc_state, target);</span>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         for (clock.m1 = limit-&gt;m1.min; clock.m1 &lt;= limit-&gt;m1.max;</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :              clock.m1++) {</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 for (clock.m2 = limit-&gt;m2.min;</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                      clock.m2 &lt;= limit-&gt;m2.max; clock.m2++) {</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                         if (clock.m2 &gt;= clock.m1)</span>
<span class="lineNum">     788 </span>            :                                 break;
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                         for (clock.n = limit-&gt;n.min;</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                              clock.n &lt;= limit-&gt;n.max; clock.n++) {</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                                 for (clock.p1 = limit-&gt;p1.min;</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                                         clock.p1 &lt;= limit-&gt;p1.max; clock.p1++) {</span>
<span class="lineNum">     793 </span>            :                                         int this_err;
<span class="lineNum">     794 </span>            : 
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                                         i9xx_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                                         if (!intel_PLL_is_valid(dev, limit,</span>
<span class="lineNum">     797 </span>            :                                                                 &amp;clock))
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                                                 continue;</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                                         if (match_clock &amp;&amp;</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :                                             clock.p != match_clock-&gt;p)</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :                                                 continue;</span>
<span class="lineNum">     802 </span>            : 
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :                                         this_err = abs(clock.dot - target);</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :                                         if (this_err &lt; err) {</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                                                 *best_clock = clock;</span>
<span class="lineNum">     806 </span>            :                                                 err = this_err;
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                                         }</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     809 </span>            :                         }
<span class="lineNum">     810 </span>            :                 }
<span class="lineNum">     811 </span>            :         }
<span class="lineNum">     812 </span>            : 
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         return (err != target);</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 : }</span>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<span class="lineNum">     816 </span>            : static bool
<span class="lineNum">     817 </span><span class="lineNoCov">          0 : pnv_find_best_dpll(const intel_limit_t *limit,</span>
<span class="lineNum">     818 </span>            :                    struct intel_crtc_state *crtc_state,
<span class="lineNum">     819 </span>            :                    int target, int refclk, intel_clock_t *match_clock,
<span class="lineNum">     820 </span>            :                    intel_clock_t *best_clock)
<span class="lineNum">     821 </span>            : {
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">     824 </span>            :         int err = target;
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         memset(best_clock, 0, sizeof(*best_clock));</span>
<span class="lineNum">     827 </span>            : 
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :         clock.p2 = i9xx_select_p2_div(limit, crtc_state, target);</span>
<span class="lineNum">     829 </span>            : 
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         for (clock.m1 = limit-&gt;m1.min; clock.m1 &lt;= limit-&gt;m1.max;</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :              clock.m1++) {</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 for (clock.m2 = limit-&gt;m2.min;</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                      clock.m2 &lt;= limit-&gt;m2.max; clock.m2++) {</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                         for (clock.n = limit-&gt;n.min;</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                              clock.n &lt;= limit-&gt;n.max; clock.n++) {</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                                 for (clock.p1 = limit-&gt;p1.min;</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                                         clock.p1 &lt;= limit-&gt;p1.max; clock.p1++) {</span>
<span class="lineNum">     838 </span>            :                                         int this_err;
<span class="lineNum">     839 </span>            : 
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                                         pnv_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :                                         if (!intel_PLL_is_valid(dev, limit,</span>
<span class="lineNum">     842 </span>            :                                                                 &amp;clock))
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                                                 continue;</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                                         if (match_clock &amp;&amp;</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                                             clock.p != match_clock-&gt;p)</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                                                 continue;</span>
<span class="lineNum">     847 </span>            : 
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                                         this_err = abs(clock.dot - target);</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :                                         if (this_err &lt; err) {</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                                                 *best_clock = clock;</span>
<span class="lineNum">     851 </span>            :                                                 err = this_err;
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                                         }</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     854 </span>            :                         }
<span class="lineNum">     855 </span>            :                 }
<span class="lineNum">     856 </span>            :         }
<span class="lineNum">     857 </span>            : 
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         return (err != target);</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 : }</span>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<span class="lineNum">     861 </span>            : static bool
<span class="lineNum">     862 </span><span class="lineNoCov">          0 : g4x_find_best_dpll(const intel_limit_t *limit,</span>
<span class="lineNum">     863 </span>            :                    struct intel_crtc_state *crtc_state,
<span class="lineNum">     864 </span>            :                    int target, int refclk, intel_clock_t *match_clock,
<span class="lineNum">     865 </span>            :                    intel_clock_t *best_clock)
<span class="lineNum">     866 </span>            : {
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">     869 </span>            :         int max_n;
<span class="lineNum">     870 </span>            :         bool found = false;
<span class="lineNum">     871 </span>            :         /* approximately equals target * 0.00585 */
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         int err_most = (target &gt;&gt; 8) + (target &gt;&gt; 9);</span>
<span class="lineNum">     873 </span>            : 
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :         memset(best_clock, 0, sizeof(*best_clock));</span>
<span class="lineNum">     875 </span>            : 
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :         clock.p2 = i9xx_select_p2_div(limit, crtc_state, target);</span>
<span class="lineNum">     877 </span>            : 
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         max_n = limit-&gt;n.max;</span>
<span class="lineNum">     879 </span>            :         /* based on hardware requirement, prefer smaller n to precision */
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         for (clock.n = limit-&gt;n.min; clock.n &lt;= max_n; clock.n++) {</span>
<span class="lineNum">     881 </span>            :                 /* based on hardware requirement, prefere larger m1,m2 */
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 for (clock.m1 = limit-&gt;m1.max;</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                      clock.m1 &gt;= limit-&gt;m1.min; clock.m1--) {</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                         for (clock.m2 = limit-&gt;m2.max;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                              clock.m2 &gt;= limit-&gt;m2.min; clock.m2--) {</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                                 for (clock.p1 = limit-&gt;p1.max;</span>
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                                      clock.p1 &gt;= limit-&gt;p1.min; clock.p1--) {</span>
<span class="lineNum">     888 </span>            :                                         int this_err;
<span class="lineNum">     889 </span>            : 
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                                         i9xx_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                                         if (!intel_PLL_is_valid(dev, limit,</span>
<span class="lineNum">     892 </span>            :                                                                 &amp;clock))
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                                                 continue;</span>
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                                         this_err = abs(clock.dot - target);</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                                         if (this_err &lt; err_most) {</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                                                 *best_clock = clock;</span>
<span class="lineNum">     898 </span>            :                                                 err_most = this_err;
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                                                 max_n = clock.n;</span>
<span class="lineNum">     900 </span>            :                                                 found = true;
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                                         }</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     903 </span>            :                         }
<span class="lineNum">     904 </span>            :                 }
<span class="lineNum">     905 </span>            :         }
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :         return found;</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     908 </span>            : 
<span class="lineNum">     909 </span>            : /*
<span class="lineNum">     910 </span>            :  * Check if the calculated PLL configuration is more optimal compared to the
<a name="911"><span class="lineNum">     911 </span>            :  * best configuration and error found so far. Return the calculated error.</a>
<span class="lineNum">     912 </span>            :  */
<span class="lineNum">     913 </span><span class="lineNoCov">          0 : static bool vlv_PLL_is_optimal(struct drm_device *dev, int target_freq,</span>
<span class="lineNum">     914 </span>            :                                const intel_clock_t *calculated_clock,
<span class="lineNum">     915 </span>            :                                const intel_clock_t *best_clock,
<span class="lineNum">     916 </span>            :                                unsigned int best_error_ppm,
<span class="lineNum">     917 </span>            :                                unsigned int *error_ppm)
<span class="lineNum">     918 </span>            : {
<span class="lineNum">     919 </span>            :         /*
<span class="lineNum">     920 </span>            :          * For CHV ignore the error and consider only the P value.
<span class="lineNum">     921 </span>            :          * Prefer a bigger P value based on HW requirements.
<span class="lineNum">     922 </span>            :          */
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                 *error_ppm = 0;</span>
<span class="lineNum">     925 </span>            : 
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                 return calculated_clock-&gt;p &gt; best_clock-&gt;p;</span>
<span class="lineNum">     927 </span>            :         }
<span class="lineNum">     928 </span>            : 
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!target_freq))</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     931 </span>            : 
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :         *error_ppm = div_u64(1000000ULL *</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                                 abs(target_freq - calculated_clock-&gt;dot),</span>
<span class="lineNum">     934 </span>            :                              target_freq);
<span class="lineNum">     935 </span>            :         /*
<span class="lineNum">     936 </span>            :          * Prefer a better P value over a better (smaller) error if the error
<span class="lineNum">     937 </span>            :          * is small. Ensure this preference for future configurations too by
<span class="lineNum">     938 </span>            :          * setting the error to 0.
<span class="lineNum">     939 </span>            :          */
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :         if (*error_ppm &lt; 100 &amp;&amp; calculated_clock-&gt;p &gt; best_clock-&gt;p) {</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                 *error_ppm = 0;</span>
<span class="lineNum">     942 </span>            : 
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     944 </span>            :         }
<span class="lineNum">     945 </span>            : 
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :         return *error_ppm + 10 &lt; best_error_ppm;</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 : }</span>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<span class="lineNum">     949 </span>            : static bool
<span class="lineNum">     950 </span><span class="lineNoCov">          0 : vlv_find_best_dpll(const intel_limit_t *limit,</span>
<span class="lineNum">     951 </span>            :                    struct intel_crtc_state *crtc_state,
<span class="lineNum">     952 </span>            :                    int target, int refclk, intel_clock_t *match_clock,
<span class="lineNum">     953 </span>            :                    intel_clock_t *best_clock)
<span class="lineNum">     954 </span>            : {
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = to_intel_crtc(crtc_state-&gt;base.crtc);</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">     958 </span>            :         unsigned int bestppm = 1000000;
<span class="lineNum">     959 </span>            :         /* min update 19.2 MHz */
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         int max_n = min(limit-&gt;n.max, refclk / 19200);</span>
<span class="lineNum">     961 </span>            :         bool found = false;
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :         target *= 5; /* fast clock */</span>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :         memset(best_clock, 0, sizeof(*best_clock));</span>
<span class="lineNum">     966 </span>            : 
<span class="lineNum">     967 </span>            :         /* based on hardware requirement, prefer smaller n to precision */
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :         for (clock.n = limit-&gt;n.min; clock.n &lt;= max_n; clock.n++) {</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 for (clock.p1 = limit-&gt;p1.max; clock.p1 &gt;= limit-&gt;p1.min; clock.p1--) {</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                         for (clock.p2 = limit-&gt;p2.p2_fast; clock.p2 &gt;= limit-&gt;p2.p2_slow;</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                              clock.p2 -= clock.p2 &gt; 10 ? 2 : 1) {</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                                 clock.p = clock.p1 * clock.p2;</span>
<span class="lineNum">     973 </span>            :                                 /* based on hardware requirement, prefer bigger m1,m2 values */
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                                 for (clock.m1 = limit-&gt;m1.min; clock.m1 &lt;= limit-&gt;m1.max; clock.m1++) {</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                                         unsigned int ppm;</span>
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                                         clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n,</span>
<span class="lineNum">     978 </span>            :                                                                      refclk * clock.m1);
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :                                         vlv_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">     981 </span>            : 
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                                         if (!intel_PLL_is_valid(dev, limit,</span>
<span class="lineNum">     983 </span>            :                                                                 &amp;clock))
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :                                                 continue;</span>
<span class="lineNum">     985 </span>            : 
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                                         if (!vlv_PLL_is_optimal(dev, target,</span>
<span class="lineNum">     987 </span>            :                                                                 &amp;clock,
<span class="lineNum">     988 </span>            :                                                                 best_clock,
<span class="lineNum">     989 </span>            :                                                                 bestppm, &amp;ppm))
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                                                 continue;</span>
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                                         *best_clock = clock;</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :                                         bestppm = ppm;</span>
<span class="lineNum">     994 </span>            :                                         found = true;
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     996 </span>            :                         }
<span class="lineNum">     997 </span>            :                 }
<span class="lineNum">     998 </span>            :         }
<span class="lineNum">     999 </span>            : 
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         return found;</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 : }</span>
<a name="1002"><span class="lineNum">    1002 </span>            : </a>
<span class="lineNum">    1003 </span>            : static bool
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 : chv_find_best_dpll(const intel_limit_t *limit,</span>
<span class="lineNum">    1005 </span>            :                    struct intel_crtc_state *crtc_state,
<span class="lineNum">    1006 </span>            :                    int target, int refclk, intel_clock_t *match_clock,
<span class="lineNum">    1007 </span>            :                    intel_clock_t *best_clock)
<span class="lineNum">    1008 </span>            : {
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = to_intel_crtc(crtc_state-&gt;base.crtc);</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1011 </span>            :         unsigned int best_error_ppm;
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">    1013 </span>            :         uint64_t m2;
<span class="lineNum">    1014 </span>            :         int found = false;
<span class="lineNum">    1015 </span>            : 
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :         memset(best_clock, 0, sizeof(*best_clock));</span>
<span class="lineNum">    1017 </span>            :         best_error_ppm = 1000000;
<span class="lineNum">    1018 </span>            : 
<span class="lineNum">    1019 </span>            :         /*
<span class="lineNum">    1020 </span>            :          * Based on hardware doc, the n always set to 1, and m1 always
<span class="lineNum">    1021 </span>            :          * set to 2.  If requires to support 200Mhz refclk, we need to
<span class="lineNum">    1022 </span>            :          * revisit this because n may not 1 anymore.
<span class="lineNum">    1023 </span>            :          */
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         clock.n = 1, clock.m1 = 2;</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         target *= 5;    /* fast clock */</span>
<span class="lineNum">    1026 </span>            : 
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         for (clock.p1 = limit-&gt;p1.max; clock.p1 &gt;= limit-&gt;p1.min; clock.p1--) {</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 for (clock.p2 = limit-&gt;p2.p2_fast;</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                                 clock.p2 &gt;= limit-&gt;p2.p2_slow;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                                 clock.p2 -= clock.p2 &gt; 10 ? 2 : 1) {</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                         unsigned int error_ppm;</span>
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                         clock.p = clock.p1 * clock.p2;</span>
<span class="lineNum">    1034 </span>            : 
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                         m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p *</span>
<span class="lineNum">    1036 </span>            :                                         clock.n) &lt;&lt; 22, refclk * clock.m1);
<span class="lineNum">    1037 </span>            : 
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                         if (m2 &gt; INT_MAX/clock.m1)</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">    1040 </span>            : 
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                         clock.m2 = m2;</span>
<span class="lineNum">    1042 </span>            : 
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                         chv_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">    1044 </span>            : 
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                         if (!intel_PLL_is_valid(dev, limit, &amp;clock))</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">    1047 </span>            : 
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                         if (!vlv_PLL_is_optimal(dev, target, &amp;clock, best_clock,</span>
<span class="lineNum">    1049 </span>            :                                                 best_error_ppm, &amp;error_ppm))
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">    1051 </span>            : 
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :                         *best_clock = clock;</span>
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                         best_error_ppm = error_ppm;</span>
<span class="lineNum">    1054 </span>            :                         found = true;
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1056 </span>            :         }
<span class="lineNum">    1057 </span>            : 
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         return found;</span>
<a name="1059"><span class="lineNum">    1059 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 : bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock,</span>
<span class="lineNum">    1062 </span>            :                         intel_clock_t *best_clock)
<span class="lineNum">    1063 </span>            : {
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         int refclk = i9xx_get_refclk(crtc_state, 0);</span>
<span class="lineNum">    1065 </span>            : 
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         return chv_find_best_dpll(intel_limit(crtc_state, refclk), crtc_state,</span>
<span class="lineNum">    1067 </span>            :                                   target_clock, refclk, NULL, best_clock);
<a name="1068"><span class="lineNum">    1068 </span>            : }</a>
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 : bool intel_crtc_active(struct drm_crtc *crtc)</span>
<span class="lineNum">    1071 </span>            : {
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    1073 </span>            : 
<span class="lineNum">    1074 </span>            :         /* Be paranoid as we can arrive here with only partial
<span class="lineNum">    1075 </span>            :          * state retrieved from the hardware during setup.
<span class="lineNum">    1076 </span>            :          *
<span class="lineNum">    1077 </span>            :          * We can ditch the adjusted_mode.crtc_clock check as soon
<span class="lineNum">    1078 </span>            :          * as Haswell has gained clock readout/fastboot support.
<span class="lineNum">    1079 </span>            :          *
<span class="lineNum">    1080 </span>            :          * We can ditch the crtc-&gt;primary-&gt;fb check as soon as we can
<span class="lineNum">    1081 </span>            :          * properly reconstruct framebuffers.
<span class="lineNum">    1082 </span>            :          *
<span class="lineNum">    1083 </span>            :          * FIXME: The intel_crtc-&gt;active here should be switched to
<span class="lineNum">    1084 </span>            :          * crtc-&gt;state-&gt;active once we have proper CRTC states wired up
<span class="lineNum">    1085 </span>            :          * for atomic.
<span class="lineNum">    1086 </span>            :          */
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         return intel_crtc-&gt;active &amp;&amp; crtc-&gt;primary-&gt;state-&gt;fb &amp;&amp;</span>
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;config-&gt;base.adjusted_mode.crtc_clock;</span>
<a name="1089"><span class="lineNum">    1089 </span>            : }</a>
<span class="lineNum">    1090 </span>            : 
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 : enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1092 </span>            :                                              enum pipe pipe)
<span class="lineNum">    1093 </span>            : {
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pipe];</span>
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    1096 </span>            : 
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         return intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<a name="1098"><span class="lineNum">    1098 </span>            : }</a>
<span class="lineNum">    1099 </span>            : 
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 : static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe)</span>
<span class="lineNum">    1101 </span>            : {
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         u32 reg = PIPEDSL(pipe);</span>
<span class="lineNum">    1104 </span>            :         u32 line1, line2;
<span class="lineNum">    1105 </span>            :         u32 line_mask;
<span class="lineNum">    1106 </span>            : 
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                 line_mask = DSL_LINEMASK_GEN2;</span>
<span class="lineNum">    1109 </span>            :         else
<span class="lineNum">    1110 </span>            :                 line_mask = DSL_LINEMASK_GEN3;
<span class="lineNum">    1111 </span>            : 
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         line1 = I915_READ(reg) &amp; line_mask;</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         drm_msleep(5);</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         line2 = I915_READ(reg) &amp; line_mask;</span>
<span class="lineNum">    1115 </span>            : 
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         return line1 == line2;</span>
<span class="lineNum">    1117 </span>            : }
<span class="lineNum">    1118 </span>            : 
<span class="lineNum">    1119 </span>            : /*
<span class="lineNum">    1120 </span>            :  * intel_wait_for_pipe_off - wait for pipe to turn off
<span class="lineNum">    1121 </span>            :  * @crtc: crtc whose pipe to wait for
<span class="lineNum">    1122 </span>            :  *
<span class="lineNum">    1123 </span>            :  * After disabling a pipe, we can't wait for vblank in the usual way,
<span class="lineNum">    1124 </span>            :  * spinning on the vblank interrupt status bit, since we won't actually
<span class="lineNum">    1125 </span>            :  * see an interrupt when the pipe is disabled.
<span class="lineNum">    1126 </span>            :  *
<span class="lineNum">    1127 </span>            :  * On Gen4 and above:
<span class="lineNum">    1128 </span>            :  *   wait for the pipe register state bit to turn off
<span class="lineNum">    1129 </span>            :  *
<span class="lineNum">    1130 </span>            :  * Otherwise:
<span class="lineNum">    1131 </span>            :  *   wait for the display line value to settle (it usually
<span class="lineNum">    1132 </span>            :  *   ends up stopping at the start of the next frame).
<a name="1133"><span class="lineNum">    1133 </span>            :  *</a>
<span class="lineNum">    1134 </span>            :  */
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 : static void intel_wait_for_pipe_off(struct intel_crtc *crtc)</span>
<span class="lineNum">    1136 </span>            : {
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    1141 </span>            : 
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 int reg = PIPECONF(cpu_transcoder);</span>
<span class="lineNum">    1144 </span>            : 
<span class="lineNum">    1145 </span>            :                 /* Wait for the Pipe State to go off */
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ(reg) &amp; I965_PIPECONF_ACTIVE) == 0,</span>
<span class="lineNum">    1147 </span>            :                              100))
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;pipe_off wait timed out\n&quot;);</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1150 </span>            :                 /* Wait for the display line to settle */
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                 if (wait_for(pipe_dsl_stopped(dev, pipe), 100))</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;pipe_off wait timed out\n&quot;);</span>
<span class="lineNum">    1153 </span>            :         }
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 : static const char *state_string(bool enabled)</span>
<span class="lineNum">    1157 </span>            : {
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         return enabled ? &quot;on&quot; : &quot;off&quot;;</span>
<span class="lineNum">    1159 </span>            : }
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<span class="lineNum">    1161 </span>            : /* Only for pre-ILK configs */
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 : void assert_pll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1163 </span>            :                 enum pipe pipe, bool state)
<span class="lineNum">    1164 </span>            : {
<span class="lineNum">    1165 </span>            :         u32 val;
<span class="lineNum">    1166 </span>            :         bool cur_state;
<span class="lineNum">    1167 </span>            : 
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         val = I915_READ(DPLL(pipe));</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         cur_state = !!(val &amp; DPLL_VCO_ENABLE);</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1171 </span>            :              &quot;PLL state assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1172 </span>            :              state_string(state), state_string(cur_state));
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 : }</span>
<a name="1174"><span class="lineNum">    1174 </span>            : </a>
<span class="lineNum">    1175 </span>            : /* XXX: the dsi pll is shared between MIPI DSI ports */
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 : static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state)</span>
<span class="lineNum">    1177 </span>            : {
<span class="lineNum">    1178 </span>            :         u32 val;
<span class="lineNum">    1179 </span>            :         bool cur_state;
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);</span>
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         cur_state = val &amp; DSI_PLL_VCO_EN;</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1187 </span>            :              &quot;DSI PLL state assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1188 </span>            :              state_string(state), state_string(cur_state));
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1190 </span>            : #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
<span class="lineNum">    1191 </span>            : #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
<a name="1192"><span class="lineNum">    1192 </span>            : </a>
<span class="lineNum">    1193 </span>            : struct intel_shared_dpll *
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 : intel_crtc_to_shared_dpll(struct intel_crtc *crtc)</span>
<span class="lineNum">    1195 </span>            : {
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    1197 </span>            : 
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         if (crtc-&gt;config-&gt;shared_dpll &lt; 0)</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    1200 </span>            : 
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         return &amp;dev_priv-&gt;shared_dplls[crtc-&gt;config-&gt;shared_dpll];</span>
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 : }</span>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<span class="lineNum">    1204 </span>            : /* For ILK+ */
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 : void assert_shared_dpll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1206 </span>            :                         struct intel_shared_dpll *pll,
<span class="lineNum">    1207 </span>            :                         bool state)
<span class="lineNum">    1208 </span>            : {
<span class="lineNum">    1209 </span>            :         bool cur_state;
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         struct intel_dpll_hw_state hw_state;</span>
<span class="lineNum">    1211 </span>            : 
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         if (WARN (!pll,</span>
<span class="lineNum">    1213 </span>            :                   &quot;asserting DPLL %s with no DPLL\n&quot;, state_string(state)))
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1215 </span>            : 
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         cur_state = pll-&gt;get_hw_state(dev_priv, pll, &amp;hw_state);</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1218 </span>            :              &quot;%s assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1219 </span>            :              pll-&gt;name, state_string(state), state_string(cur_state));
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1221 </span>            : 
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 : static void assert_fdi_tx(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1223 </span>            :                           enum pipe pipe, bool state)
<span class="lineNum">    1224 </span>            : {
<span class="lineNum">    1225 </span>            :         bool cur_state;
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,</span>
<span class="lineNum">    1227 </span>            :                                                                       pipe);
<span class="lineNum">    1228 </span>            : 
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1230 </span>            :                 /* DDI does not have a specific FDI_TX register */
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));</span>
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                 cur_state = !!(val &amp; TRANS_DDI_FUNC_ENABLE);</span>
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(FDI_TX_CTL(pipe));</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 cur_state = !!(val &amp; FDI_TX_ENABLE);</span>
<span class="lineNum">    1236 </span>            :         }
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1238 </span>            :              &quot;FDI TX state assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1239 </span>            :              state_string(state), state_string(cur_state));
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1241 </span>            : #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
<a name="1242"><span class="lineNum">    1242 </span>            : #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)</a>
<span class="lineNum">    1243 </span>            : 
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 : static void assert_fdi_rx(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1245 </span>            :                           enum pipe pipe, bool state)
<span class="lineNum">    1246 </span>            : {
<span class="lineNum">    1247 </span>            :         u32 val;
<span class="lineNum">    1248 </span>            :         bool cur_state;
<span class="lineNum">    1249 </span>            : 
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         val = I915_READ(FDI_RX_CTL(pipe));</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         cur_state = !!(val &amp; FDI_RX_ENABLE);</span>
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1253 </span>            :              &quot;FDI RX state assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1254 </span>            :              state_string(state), state_string(cur_state));
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1256 </span>            : #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
<a name="1257"><span class="lineNum">    1257 </span>            : #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)</a>
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 : static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1260 </span>            :                                       enum pipe pipe)
<span class="lineNum">    1261 </span>            : {
<span class="lineNum">    1262 </span>            :         u32 val;
<span class="lineNum">    1263 </span>            : 
<span class="lineNum">    1264 </span>            :         /* ILK FDI PLL is always enabled */
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv-&gt;dev)-&gt;gen == 5)</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1267 </span>            : 
<span class="lineNum">    1268 </span>            :         /* On Haswell, DDI ports are responsible for the FDI PLL setup */
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev_priv-&gt;dev))</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1271 </span>            : 
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         val = I915_READ(FDI_TX_CTL(pipe));</span>
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(!(val &amp; FDI_TX_PLL_ENABLE), &quot;FDI TX PLL assertion failure, should be active but is disabled\n&quot;);</span>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1275 </span>            : 
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 : void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1277 </span>            :                        enum pipe pipe, bool state)
<span class="lineNum">    1278 </span>            : {
<span class="lineNum">    1279 </span>            :         u32 val;
<span class="lineNum">    1280 </span>            :         bool cur_state;
<span class="lineNum">    1281 </span>            : 
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :         val = I915_READ(FDI_RX_CTL(pipe));</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         cur_state = !!(val &amp; FDI_RX_PLL_ENABLE);</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1285 </span>            :              &quot;FDI RX PLL assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1286 </span>            :              state_string(state), state_string(cur_state));
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1288 </span>            : 
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 : void assert_panel_unlocked(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1290 </span>            :                            enum pipe pipe)
<span class="lineNum">    1291 </span>            : {
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    1293 </span>            :         int pp_reg;
<span class="lineNum">    1294 </span>            :         u32 val;
<span class="lineNum">    1295 </span>            :         enum pipe panel_pipe = PIPE_A;
<span class="lineNum">    1296 </span>            :         bool locked = true;
<span class="lineNum">    1297 </span>            : 
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         if (WARN_ON(HAS_DDI(dev)))</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1300 </span>            : 
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         if (HAS_PCH_SPLIT(dev)) {</span>
<span class="lineNum">    1302 </span>            :                 u32 port_sel;
<span class="lineNum">    1303 </span>            : 
<span class="lineNum">    1304 </span>            :                 pp_reg = PCH_PP_CONTROL;
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 port_sel = I915_READ(PCH_PP_ON_DELAYS) &amp; PANEL_PORT_SELECT_MASK;</span>
<span class="lineNum">    1306 </span>            : 
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                 if (port_sel == PANEL_PORT_SELECT_LVDS &amp;&amp;</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                     I915_READ(PCH_LVDS) &amp; LVDS_PIPEB_SELECT)</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                         panel_pipe = PIPE_B;</span>
<span class="lineNum">    1310 </span>            :                 /* XXX: else fix for eDP */
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    1312 </span>            :                 /* presumably write lock depends on pipe, not port select */
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 pp_reg = VLV_PIPE_PP_CONTROL(pipe);</span>
<span class="lineNum">    1314 </span>            :                 panel_pipe = pipe;
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1316 </span>            :                 pp_reg = PP_CONTROL;
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 if (I915_READ(LVDS) &amp; LVDS_PIPEB_SELECT)</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                         panel_pipe = PIPE_B;</span>
<span class="lineNum">    1319 </span>            :         }
<span class="lineNum">    1320 </span>            : 
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         val = I915_READ(pp_reg);</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :         if (!(val &amp; PANEL_POWER_ON) ||</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :             ((val &amp; PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS))</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 locked = false;</span>
<span class="lineNum">    1325 </span>            : 
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(panel_pipe == pipe &amp;&amp; locked,</span>
<span class="lineNum">    1327 </span>            :              &quot;panel assertion failure, pipe %c regs locked\n&quot;,
<span class="lineNum">    1328 </span>            :              pipe_name(pipe));
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1330 </span>            : 
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 : static void assert_cursor(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1332 </span>            :                           enum pipe pipe, bool state)
<span class="lineNum">    1333 </span>            : {
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    1335 </span>            :         bool cur_state;
<span class="lineNum">    1336 </span>            : 
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         if (IS_845G(dev) || IS_I865G(dev))</span>
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                 cur_state = I915_READ(CURCNTR(PIPE_A)) &amp; CURSOR_ENABLE;</span>
<span class="lineNum">    1339 </span>            :         else
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                 cur_state = I915_READ(CURCNTR(pipe)) &amp; CURSOR_MODE;</span>
<span class="lineNum">    1341 </span>            : 
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1343 </span>            :              &quot;cursor on pipe %c assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1344 </span>            :              pipe_name(pipe), state_string(state), state_string(cur_state));
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1346 </span>            : #define assert_cursor_enabled(d, p) assert_cursor(d, p, true)
<a name="1347"><span class="lineNum">    1347 </span>            : #define assert_cursor_disabled(d, p) assert_cursor(d, p, false)</a>
<span class="lineNum">    1348 </span>            : 
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 : void assert_pipe(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1350 </span>            :                  enum pipe pipe, bool state)
<span class="lineNum">    1351 </span>            : {
<span class="lineNum">    1352 </span>            :         bool cur_state;
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,</span>
<span class="lineNum">    1354 </span>            :                                                                       pipe);
<span class="lineNum">    1355 </span>            : 
<span class="lineNum">    1356 </span>            :         /* if we need the pipe quirk it must be always on */
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         if ((pipe == PIPE_A &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEA_FORCE) ||</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :             (pipe == PIPE_B &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEB_FORCE))</span>
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :                 state = true;</span>
<span class="lineNum">    1360 </span>            : 
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                                 POWER_DOMAIN_TRANSCODER(cpu_transcoder))) {</span>
<span class="lineNum">    1363 </span>            :                 cur_state = false;
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(PIPECONF(cpu_transcoder));</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :                 cur_state = !!(val &amp; PIPECONF_ENABLE);</span>
<span class="lineNum">    1367 </span>            :         }
<span class="lineNum">    1368 </span>            : 
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1370 </span>            :              &quot;pipe %c assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1371 </span>            :              pipe_name(pipe), state_string(state), state_string(cur_state));
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1373 </span>            : 
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 : static void assert_plane(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1375 </span>            :                          enum plane plane, bool state)
<span class="lineNum">    1376 </span>            : {
<span class="lineNum">    1377 </span>            :         u32 val;
<span class="lineNum">    1378 </span>            :         bool cur_state;
<span class="lineNum">    1379 </span>            : 
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :         val = I915_READ(DSPCNTR(plane));</span>
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         cur_state = !!(val &amp; DISPLAY_PLANE_ENABLE);</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(cur_state != state,</span>
<span class="lineNum">    1383 </span>            :              &quot;plane %c assertion failure (expected %s, current %s)\n&quot;,
<span class="lineNum">    1384 </span>            :              plane_name(plane), state_string(state), state_string(cur_state));
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1386 </span>            : 
<span class="lineNum">    1387 </span>            : #define assert_plane_enabled(d, p) assert_plane(d, p, true)
<a name="1388"><span class="lineNum">    1388 </span>            : #define assert_plane_disabled(d, p) assert_plane(d, p, false)</a>
<span class="lineNum">    1389 </span>            : 
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 : static void assert_planes_disabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1391 </span>            :                                    enum pipe pipe)
<span class="lineNum">    1392 </span>            : {
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    1394 </span>            :         int i;
<span class="lineNum">    1395 </span>            : 
<span class="lineNum">    1396 </span>            :         /* Primary planes are fixed to pipes on gen4+ */
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(DSPCNTR(pipe));</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(val &amp; DISPLAY_PLANE_ENABLE,</span>
<span class="lineNum">    1400 </span>            :                      &quot;plane %c assertion failure, should be disabled but not\n&quot;,
<span class="lineNum">    1401 </span>            :                      plane_name(pipe));
<span class="lineNum">    1402 </span>            :                 return;
<span class="lineNum">    1403 </span>            :         }
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span>            :         /* Need to check both planes against the pipe */
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, i) {</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(DSPCNTR(i));</span>
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :                 enum pipe cur_pipe = (val &amp; DISPPLANE_SEL_PIPE_MASK) &gt;&gt;</span>
<span class="lineNum">    1409 </span>            :                         DISPPLANE_SEL_PIPE_SHIFT;
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN((val &amp; DISPLAY_PLANE_ENABLE) &amp;&amp; pipe == cur_pipe,</span>
<span class="lineNum">    1411 </span>            :                      &quot;plane %c assertion failure, should be off on pipe %c but is still active\n&quot;,
<span class="lineNum">    1412 </span>            :                      plane_name(i), pipe_name(pipe));
<span class="lineNum">    1413 </span>            :         }
<a name="1414"><span class="lineNum">    1414 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1415 </span>            : 
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 : static void assert_sprites_disabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1417 </span>            :                                     enum pipe pipe)
<span class="lineNum">    1418 </span>            : {
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    1420 </span>            :         int sprite;
<span class="lineNum">    1421 </span>            : 
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                 for_each_sprite(dev_priv, pipe, sprite) {</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :                         u32 val = I915_READ(PLANE_CTL(pipe, sprite));</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                         I915_STATE_WARN(val &amp; PLANE_CTL_ENABLE,</span>
<span class="lineNum">    1426 </span>            :                              &quot;plane %d assertion failure, should be off on pipe %c but is still active\n&quot;,
<span class="lineNum">    1427 </span>            :                              sprite, pipe_name(pipe));
<span class="lineNum">    1428 </span>            :                 }
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 for_each_sprite(dev_priv, pipe, sprite) {</span>
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                         u32 val = I915_READ(SPCNTR(pipe, sprite));</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                         I915_STATE_WARN(val &amp; SP_ENABLE,</span>
<span class="lineNum">    1433 </span>            :                              &quot;sprite %c assertion failure, should be off on pipe %c but is still active\n&quot;,
<span class="lineNum">    1434 </span>            :                              sprite_name(pipe, sprite), pipe_name(pipe));
<span class="lineNum">    1435 </span>            :                 }
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 7) {</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(SPRCTL(pipe));</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(val &amp; SPRITE_ENABLE,</span>
<span class="lineNum">    1439 </span>            :                      &quot;sprite %c assertion failure, should be off on pipe %c but is still active\n&quot;,
<span class="lineNum">    1440 </span>            :                      plane_name(pipe), pipe_name(pipe));
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(DVSCNTR(pipe));</span>
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(val &amp; DVS_ENABLE,</span>
<span class="lineNum">    1444 </span>            :                      &quot;sprite %c assertion failure, should be off on pipe %c but is still active\n&quot;,
<span class="lineNum">    1445 </span>            :                      plane_name(pipe), pipe_name(pipe));
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :         }</span>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1448 </span>            : 
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 : static void assert_vblank_disabled(struct drm_crtc *crtc)</span>
<span class="lineNum">    1450 </span>            : {
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0))</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                 drm_crtc_vblank_put(crtc);</span>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1454 </span>            : 
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 : static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1456 </span>            : {
<span class="lineNum">    1457 </span>            :         u32 val;
<span class="lineNum">    1458 </span>            :         bool enabled;
<span class="lineNum">    1459 </span>            : 
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv-&gt;dev) || HAS_PCH_CPT(dev_priv-&gt;dev)));</span>
<span class="lineNum">    1461 </span>            : 
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :         val = I915_READ(PCH_DREF_CONTROL);</span>
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         enabled = !!(val &amp; (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |</span>
<span class="lineNum">    1464 </span>            :                             DREF_SUPERSPREAD_SOURCE_MASK));
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(!enabled, &quot;PCH refclk assertion failure, should be active but is disabled\n&quot;);</span>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1467 </span>            : 
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 : static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1469 </span>            :                                            enum pipe pipe)
<span class="lineNum">    1470 </span>            : {
<span class="lineNum">    1471 </span>            :         u32 val;
<span class="lineNum">    1472 </span>            :         bool enabled;
<span class="lineNum">    1473 </span>            : 
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         val = I915_READ(PCH_TRANSCONF(pipe));</span>
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :         enabled = !!(val &amp; TRANS_ENABLE);</span>
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(enabled,</span>
<span class="lineNum">    1477 </span>            :              &quot;transcoder assertion failed, should be off on pipe %c but is still active\n&quot;,
<span class="lineNum">    1478 </span>            :              pipe_name(pipe));
<a name="1479"><span class="lineNum">    1479 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1480 </span>            : 
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 : static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1482 </span>            :                             enum pipe pipe, u32 port_sel, u32 val)
<span class="lineNum">    1483 </span>            : {
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :         if ((val &amp; DP_PORT_EN) == 0)</span>
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1486 </span>            : 
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                 u32     trans_dp_ctl_reg = TRANS_DP_CTL(pipe);</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 u32     trans_dp_ctl = I915_READ(trans_dp_ctl_reg);</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                 if ((trans_dp_ctl &amp; TRANS_DP_PORT_SEL_MASK) != port_sel)</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 if ((val &amp; DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe))</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1495 </span>            :         } else {
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                 if ((val &amp; DP_PIPE_MASK) != (pipe &lt;&lt; 30))</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1498 </span>            :         }
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1501 </span>            : 
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 : static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1503 </span>            :                               enum pipe pipe, u32 val)
<span class="lineNum">    1504 </span>            : {
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :         if ((val &amp; SDVO_ENABLE) == 0)</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1507 </span>            : 
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                 if ((val &amp; SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe))</span>
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                 if ((val &amp; SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe))</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1514 </span>            :         } else {
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 if ((val &amp; SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe))</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1517 </span>            :         }
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1520 </span>            : 
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 : static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1522 </span>            :                               enum pipe pipe, u32 val)
<span class="lineNum">    1523 </span>            : {
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         if ((val &amp; LVDS_PORT_EN) == 0)</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 if ((val &amp; PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1530 </span>            :         } else {
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                 if ((val &amp; LVDS_PIPE_MASK) != LVDS_PIPE(pipe))</span>
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1533 </span>            :         }
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1536 </span>            : 
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 : static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1538 </span>            :                               enum pipe pipe, u32 val)
<span class="lineNum">    1539 </span>            : {
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :         if ((val &amp; ADPA_DAC_ENABLE) == 0)</span>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 if ((val &amp; PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))</span>
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1545 </span>            :         } else {
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :                 if ((val &amp; ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1548 </span>            :         }
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1551 </span>            : 
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 : static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1553 </span>            :                                    enum pipe pipe, int reg, u32 port_sel)
<span class="lineNum">    1554 </span>            : {
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :         u32 val = I915_READ(reg);</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),</span>
<span class="lineNum">    1557 </span>            :              &quot;PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n&quot;,
<span class="lineNum">    1558 </span>            :              reg, pipe_name(pipe));
<span class="lineNum">    1559 </span>            : 
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(HAS_PCH_IBX(dev_priv-&gt;dev) &amp;&amp; (val &amp; DP_PORT_EN) == 0</span>
<span class="lineNum">    1561 </span>            :              &amp;&amp; (val &amp; DP_PIPEB_SELECT),
<span class="lineNum">    1562 </span>            :              &quot;IBX PCH dp port still using transcoder B\n&quot;);
<a name="1563"><span class="lineNum">    1563 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1564 </span>            : 
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 : static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1566 </span>            :                                      enum pipe pipe, int reg)
<span class="lineNum">    1567 </span>            : {
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         u32 val = I915_READ(reg);</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val),</span>
<span class="lineNum">    1570 </span>            :              &quot;PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n&quot;,
<span class="lineNum">    1571 </span>            :              reg, pipe_name(pipe));
<span class="lineNum">    1572 </span>            : 
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(HAS_PCH_IBX(dev_priv-&gt;dev) &amp;&amp; (val &amp; SDVO_ENABLE) == 0</span>
<span class="lineNum">    1574 </span>            :              &amp;&amp; (val &amp; SDVO_PIPE_B_SELECT),
<span class="lineNum">    1575 </span>            :              &quot;IBX PCH hdmi port still using transcoder B\n&quot;);
<a name="1576"><span class="lineNum">    1576 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 : static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1579 </span>            :                                       enum pipe pipe)
<span class="lineNum">    1580 </span>            : {
<span class="lineNum">    1581 </span>            :         u32 val;
<span class="lineNum">    1582 </span>            : 
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);</span>
<span class="lineNum">    1586 </span>            : 
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :         val = I915_READ(PCH_ADPA);</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val),</span>
<span class="lineNum">    1589 </span>            :              &quot;PCH VGA enabled on transcoder %c, should be disabled\n&quot;,
<span class="lineNum">    1590 </span>            :              pipe_name(pipe));
<span class="lineNum">    1591 </span>            : 
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         val = I915_READ(PCH_LVDS);</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val),</span>
<span class="lineNum">    1594 </span>            :              &quot;PCH LVDS enabled on transcoder %c, should be disabled\n&quot;,
<span class="lineNum">    1595 </span>            :              pipe_name(pipe));
<span class="lineNum">    1596 </span>            : 
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB);</span>
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC);</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID);</span>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 : static void vlv_enable_pll(struct intel_crtc *crtc,</span>
<span class="lineNum">    1603 </span>            :                            const struct intel_crtc_state *pipe_config)
<span class="lineNum">    1604 </span>            : {
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         int reg = DPLL(crtc-&gt;pipe);</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         u32 dpll = pipe_config-&gt;dpll_hw_state.dpll;</span>
<span class="lineNum">    1609 </span>            : 
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">    1611 </span>            : 
<span class="lineNum">    1612 </span>            :         /* No really, not for ILK+ */
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :         BUG_ON(!IS_VALLEYVIEW(dev_priv-&gt;dev));</span>
<span class="lineNum">    1614 </span>            : 
<span class="lineNum">    1615 </span>            :         /* PLL is protected by panel, make sure we can write it */
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         if (IS_MOBILE(dev_priv-&gt;dev))</span>
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :                 assert_panel_unlocked(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">    1618 </span>            : 
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    1622 </span>            : 
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :         if (wait_for(((I915_READ(reg) &amp; DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DPLL %d failed to lock\n&quot;, crtc-&gt;pipe);</span>
<span class="lineNum">    1625 </span>            : 
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL_MD(crtc-&gt;pipe), pipe_config-&gt;dpll_hw_state.dpll_md);</span>
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         POSTING_READ(DPLL_MD(crtc-&gt;pipe));</span>
<span class="lineNum">    1628 </span>            : 
<span class="lineNum">    1629 </span>            :         /* We do this three times for luck */
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         udelay(150); /* wait for warmup */</span>
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 :         udelay(150); /* wait for warmup */</span>
<span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         udelay(150); /* wait for warmup */</span>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1640 </span>            : 
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 : static void chv_enable_pll(struct intel_crtc *crtc,</span>
<span class="lineNum">    1642 </span>            :                            const struct intel_crtc_state *pipe_config)
<span class="lineNum">    1643 </span>            : {
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         enum dpio_channel port = vlv_pipe_to_channel(pipe);</span>
<span class="lineNum">    1648 </span>            :         u32 tmp;
<span class="lineNum">    1649 </span>            : 
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">    1651 </span>            : 
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :         BUG_ON(!IS_CHERRYVIEW(dev_priv-&gt;dev));</span>
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1655 </span>            : 
<span class="lineNum">    1656 </span>            :         /* Enable back the 10bit clock to display controller */
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         tmp |= DPIO_DCLKP_EN;</span>
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp);</span>
<span class="lineNum">    1660 </span>            : 
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1662 </span>            : 
<span class="lineNum">    1663 </span>            :         /*
<span class="lineNum">    1664 </span>            :          * Need to wait &gt; 100ns between dclkp clock enable bit and PLL enable.
<span class="lineNum">    1665 </span>            :          */
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :         udelay(1);</span>
<span class="lineNum">    1667 </span>            : 
<span class="lineNum">    1668 </span>            :         /* Enable PLL */
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL(pipe), pipe_config-&gt;dpll_hw_state.dpll);</span>
<span class="lineNum">    1670 </span>            : 
<span class="lineNum">    1671 </span>            :         /* Check PLL is locked */
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         if (wait_for(((I915_READ(DPLL(pipe)) &amp; DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))</span>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;PLL %d failed to lock\n&quot;, pipe);</span>
<span class="lineNum">    1674 </span>            : 
<span class="lineNum">    1675 </span>            :         /* not sure when this should be written */
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL_MD(pipe), pipe_config-&gt;dpll_hw_state.dpll_md);</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         POSTING_READ(DPLL_MD(pipe));</span>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1679 </span>            : 
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 : static int intel_num_dvo_pipes(struct drm_device *dev)</span>
<span class="lineNum">    1681 </span>            : {
<span class="lineNum">    1682 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">    1683 </span>            :         int count = 0;
<span class="lineNum">    1684 </span>            : 
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc)</span>
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :                 count += crtc-&gt;base.state-&gt;active &amp;&amp;</span>
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :                         intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO);</span>
<span class="lineNum">    1688 </span>            : 
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         return count;</span>
<a name="1690"><span class="lineNum">    1690 </span>            : }</a>
<span class="lineNum">    1691 </span>            : 
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 : static void i9xx_enable_pll(struct intel_crtc *crtc)</span>
<span class="lineNum">    1693 </span>            : {
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :         int reg = DPLL(crtc-&gt;pipe);</span>
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :         u32 dpll = crtc-&gt;config-&gt;dpll_hw_state.dpll;</span>
<span class="lineNum">    1698 </span>            : 
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">    1700 </span>            : 
<span class="lineNum">    1701 </span>            :         /* No really, not for ILK+ */
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         BUG_ON(INTEL_INFO(dev)-&gt;gen &gt;= 5);</span>
<span class="lineNum">    1703 </span>            : 
<span class="lineNum">    1704 </span>            :         /* PLL is protected by panel, make sure we can write it */
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         if (IS_MOBILE(dev) &amp;&amp; !IS_I830(dev))</span>
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :                 assert_panel_unlocked(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">    1707 </span>            : 
<span class="lineNum">    1708 </span>            :         /* Enable DVO 2x clock on both PLLs if necessary */
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         if (IS_I830(dev) &amp;&amp; intel_num_dvo_pipes(dev) &gt; 0) {</span>
<span class="lineNum">    1710 </span>            :                 /*
<span class="lineNum">    1711 </span>            :                  * It appears to be important that we don't enable this
<span class="lineNum">    1712 </span>            :                  * for the current pipe before otherwise configuring the
<span class="lineNum">    1713 </span>            :                  * PLL. No idea how this should be handled if multiple
<span class="lineNum">    1714 </span>            :                  * DVO outputs are enabled simultaneosly.
<span class="lineNum">    1715 </span>            :                  */
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_DVO_2X_MODE;</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                 I915_WRITE(DPLL(!crtc-&gt;pipe),</span>
<span class="lineNum">    1718 </span>            :                            I915_READ(DPLL(!crtc-&gt;pipe)) | DPLL_DVO_2X_MODE);
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1720 </span>            : 
<span class="lineNum">    1721 </span>            :         /*
<span class="lineNum">    1722 </span>            :          * Apparently we need to have VGA mode enabled prior to changing
<span class="lineNum">    1723 </span>            :          * the P1/P2 dividers. Otherwise the DPLL will keep using the old
<span class="lineNum">    1724 </span>            :          * dividers, even though the register value does change.
<span class="lineNum">    1725 </span>            :          */
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, 0);</span>
<span class="lineNum">    1727 </span>            : 
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1729 </span>            : 
<span class="lineNum">    1730 </span>            :         /* Wait for the clocks to stabilize. */
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    1733 </span>            : 
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :                 I915_WRITE(DPLL_MD(crtc-&gt;pipe),</span>
<span class="lineNum">    1736 </span>            :                            crtc-&gt;config-&gt;dpll_hw_state.dpll_md);
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1738 </span>            :                 /* The pixel multiplier can only be updated once the
<span class="lineNum">    1739 </span>            :                  * DPLL is enabled and the clocks are stable.
<span class="lineNum">    1740 </span>            :                  *
<span class="lineNum">    1741 </span>            :                  * So write it again.
<span class="lineNum">    1742 </span>            :                  */
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1744 </span>            :         }
<span class="lineNum">    1745 </span>            : 
<span class="lineNum">    1746 </span>            :         /* We do this three times for luck */
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         udelay(150); /* wait for warmup */</span>
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         udelay(150); /* wait for warmup */</span>
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dpll);</span>
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         udelay(150); /* wait for warmup */</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1757 </span>            : 
<span class="lineNum">    1758 </span>            : /**
<span class="lineNum">    1759 </span>            :  * i9xx_disable_pll - disable a PLL
<span class="lineNum">    1760 </span>            :  * @dev_priv: i915 private structure
<span class="lineNum">    1761 </span>            :  * @pipe: pipe PLL to disable
<span class="lineNum">    1762 </span>            :  *
<span class="lineNum">    1763 </span>            :  * Disable the PLL for @pipe, making sure the pipe is off first.
<span class="lineNum">    1764 </span>            :  *
<a name="1765"><span class="lineNum">    1765 </span>            :  * Note!  This is for pre-ILK only.</a>
<span class="lineNum">    1766 </span>            :  */
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 : static void i9xx_disable_pll(struct intel_crtc *crtc)</span>
<span class="lineNum">    1768 </span>            : {
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1770 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    1772 </span>            : 
<span class="lineNum">    1773 </span>            :         /* Disable DVO 2x clock on both PLLs if necessary */
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         if (IS_I830(dev) &amp;&amp;</span>
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :             intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO) &amp;&amp;</span>
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :             !intel_num_dvo_pipes(dev)) {</span>
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :                 I915_WRITE(DPLL(PIPE_B),</span>
<span class="lineNum">    1778 </span>            :                            I915_READ(DPLL(PIPE_B)) &amp; ~DPLL_DVO_2X_MODE);
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :                 I915_WRITE(DPLL(PIPE_A),</span>
<span class="lineNum">    1780 </span>            :                            I915_READ(DPLL(PIPE_A)) &amp; ~DPLL_DVO_2X_MODE);
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1782 </span>            : 
<span class="lineNum">    1783 </span>            :         /* Don't disable pipe or pipe PLLs if needed */
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         if ((pipe == PIPE_A &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEA_FORCE) ||</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :             (pipe == PIPE_B &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEB_FORCE))</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1787 </span>            : 
<span class="lineNum">    1788 </span>            :         /* Make sure the pipe isn't still relying on us */
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, pipe);</span>
<span class="lineNum">    1790 </span>            : 
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS);</span>
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         POSTING_READ(DPLL(pipe));</span>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 : static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)</span>
<span class="lineNum">    1796 </span>            : {
<span class="lineNum">    1797 </span>            :         u32 val;
<span class="lineNum">    1798 </span>            : 
<span class="lineNum">    1799 </span>            :         /* Make sure the pipe isn't still relying on us */
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, pipe);</span>
<span class="lineNum">    1801 </span>            : 
<span class="lineNum">    1802 </span>            :         /*
<span class="lineNum">    1803 </span>            :          * Leave integrated clock source and reference clock enabled for pipe B.
<span class="lineNum">    1804 </span>            :          * The latter is needed for VGA hotplug / manual detection.
<span class="lineNum">    1805 </span>            :          */
<span class="lineNum">    1806 </span>            :         val = DPLL_VGA_MODE_DIS;
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :         if (pipe == PIPE_B)</span>
<span class="lineNum">    1808 </span>            :                 val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REF_CLK_ENABLE_VLV;
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL(pipe), val);</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :         POSTING_READ(DPLL(pipe));</span>
<span class="lineNum">    1811 </span>            : 
<a name="1812"><span class="lineNum">    1812 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1813 </span>            : 
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 : static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)</span>
<span class="lineNum">    1815 </span>            : {
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :         enum dpio_channel port = vlv_pipe_to_channel(pipe);</span>
<span class="lineNum">    1817 </span>            :         u32 val;
<span class="lineNum">    1818 </span>            : 
<span class="lineNum">    1819 </span>            :         /* Make sure the pipe isn't still relying on us */
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, pipe);</span>
<span class="lineNum">    1821 </span>            : 
<span class="lineNum">    1822 </span>            :         /* Set PLL en = 0 */
<span class="lineNum">    1823 </span>            :         val = DPLL_SSC_REF_CLK_CHV |
<span class="lineNum">    1824 </span>            :                 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS;
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         if (pipe != PIPE_A)</span>
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :                 val |= DPLL_INTEGRATED_CRI_CLK_VLV;</span>
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL(pipe), val);</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         POSTING_READ(DPLL(pipe));</span>
<span class="lineNum">    1829 </span>            : 
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1831 </span>            : 
<span class="lineNum">    1832 </span>            :         /* Disable 10bit clock to display controller */
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));</span>
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :         val &amp;= ~DPIO_DCLKP_EN;</span>
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val);</span>
<span class="lineNum">    1836 </span>            : 
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<a name="1838"><span class="lineNum">    1838 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1839 </span>            : 
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 : void vlv_wait_port_ready(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1841 </span>            :                          struct intel_digital_port *dport,
<span class="lineNum">    1842 </span>            :                          unsigned int expected_mask)
<span class="lineNum">    1843 </span>            : {
<span class="lineNum">    1844 </span>            :         u32 port_mask;
<span class="lineNum">    1845 </span>            :         int dpll_reg;
<span class="lineNum">    1846 </span>            : 
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         switch (dport-&gt;port) {</span>
<span class="lineNum">    1848 </span>            :         case PORT_B:
<span class="lineNum">    1849 </span>            :                 port_mask = DPLL_PORTB_READY_MASK;
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                 dpll_reg = DPLL(0);</span>
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1852 </span>            :         case PORT_C:
<span class="lineNum">    1853 </span>            :                 port_mask = DPLL_PORTC_READY_MASK;
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                 dpll_reg = DPLL(0);</span>
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                 expected_mask &lt;&lt;= 4;</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1857 </span>            :         case PORT_D:
<span class="lineNum">    1858 </span>            :                 port_mask = DPLL_PORTD_READY_MASK;
<span class="lineNum">    1859 </span>            :                 dpll_reg = DPIO_PHY_STATUS;
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1861 </span>            :         default:
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">    1863 </span>            :         }
<span class="lineNum">    1864 </span>            : 
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(dpll_reg) &amp; port_mask) == expected_mask, 1000))</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;timed out waiting for port %c ready: got 0x%x, expected 0x%x\n&quot;,</span>
<span class="lineNum">    1867 </span>            :                      port_name(dport-&gt;port), I915_READ(dpll_reg) &amp; port_mask, expected_mask);
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1869 </span>            : 
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 : static void intel_prepare_shared_dpll(struct intel_crtc *crtc)</span>
<span class="lineNum">    1871 </span>            : {
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);</span>
<span class="lineNum">    1875 </span>            : 
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         if (WARN_ON(pll == NULL))</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1878 </span>            : 
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :         WARN_ON(!pll-&gt;config.crtc_mask);</span>
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         if (pll-&gt;active == 0) {</span>
<span class="lineNum">    1881 </span>            :                 DRM_DEBUG_DRIVER(&quot;setting up %s\n&quot;, pll-&gt;name);
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 WARN_ON(pll-&gt;on);</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                 assert_shared_dpll_disabled(dev_priv, pll);</span>
<span class="lineNum">    1884 </span>            : 
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :                 pll-&gt;mode_set(dev_priv, pll);</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1888 </span>            : 
<span class="lineNum">    1889 </span>            : /**
<span class="lineNum">    1890 </span>            :  * intel_enable_shared_dpll - enable PCH PLL
<span class="lineNum">    1891 </span>            :  * @dev_priv: i915 private structure
<span class="lineNum">    1892 </span>            :  * @pipe: pipe PLL to enable
<span class="lineNum">    1893 </span>            :  *
<span class="lineNum">    1894 </span>            :  * The PCH PLL needs to be enabled before the PCH transcoder, since it
<a name="1895"><span class="lineNum">    1895 </span>            :  * drives the transcoder clock.</a>
<span class="lineNum">    1896 </span>            :  */
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 : static void intel_enable_shared_dpll(struct intel_crtc *crtc)</span>
<span class="lineNum">    1898 </span>            : {
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);</span>
<span class="lineNum">    1902 </span>            : 
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         if (WARN_ON(pll == NULL))</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         if (WARN_ON(pll-&gt;config.crtc_mask == 0))</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span>            :         DRM_DEBUG_KMS(&quot;enable %s (active %d, on? %d) for crtc %d\n&quot;,
<span class="lineNum">    1910 </span>            :                       pll-&gt;name, pll-&gt;active, pll-&gt;on,
<span class="lineNum">    1911 </span>            :                       crtc-&gt;base.base.id);
<span class="lineNum">    1912 </span>            : 
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         if (pll-&gt;active++) {</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 WARN_ON(!pll-&gt;on);</span>
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :                 assert_shared_dpll_enabled(dev_priv, pll);</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1917 </span>            :         }
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         WARN_ON(pll-&gt;on);</span>
<span class="lineNum">    1919 </span>            : 
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);</span>
<span class="lineNum">    1921 </span>            : 
<span class="lineNum">    1922 </span>            :         DRM_DEBUG_KMS(&quot;enabling %s\n&quot;, pll-&gt;name);
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         pll-&gt;enable(dev_priv, pll);</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         pll-&gt;on = true;</span>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1926 </span>            : 
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 : static void intel_disable_shared_dpll(struct intel_crtc *crtc)</span>
<span class="lineNum">    1928 </span>            : {
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);</span>
<span class="lineNum">    1932 </span>            : 
<span class="lineNum">    1933 </span>            :         /* PCH only available on ILK+ */
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 5)</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1936 </span>            : 
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         if (pll == NULL)</span>
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1939 </span>            : 
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         if (WARN_ON(!(pll-&gt;config.crtc_mask &amp; (1 &lt;&lt; drm_crtc_index(&amp;crtc-&gt;base)))))</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1942 </span>            : 
<span class="lineNum">    1943 </span>            :         DRM_DEBUG_KMS(&quot;disable %s (active %d, on? %d) for crtc %d\n&quot;,
<span class="lineNum">    1944 </span>            :                       pll-&gt;name, pll-&gt;active, pll-&gt;on,
<span class="lineNum">    1945 </span>            :                       crtc-&gt;base.base.id);
<span class="lineNum">    1946 </span>            : 
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :         if (WARN_ON(pll-&gt;active == 0)) {</span>
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                 assert_shared_dpll_disabled(dev_priv, pll);</span>
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1950 </span>            :         }
<span class="lineNum">    1951 </span>            : 
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :         assert_shared_dpll_enabled(dev_priv, pll);</span>
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :         WARN_ON(!pll-&gt;on);</span>
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         if (--pll-&gt;active)</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1956 </span>            : 
<span class="lineNum">    1957 </span>            :         DRM_DEBUG_KMS(&quot;disabling %s\n&quot;, pll-&gt;name);
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :         pll-&gt;disable(dev_priv, pll);</span>
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :         pll-&gt;on = false;</span>
<span class="lineNum">    1960 </span>            : 
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);</span>
<a name="1962"><span class="lineNum">    1962 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1963 </span>            : 
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 : static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1965 </span>            :                                            enum pipe pipe)
<span class="lineNum">    1966 </span>            : {
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pipe];</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    1970 </span>            :         uint32_t reg, val, pipeconf_val;
<span class="lineNum">    1971 </span>            : 
<span class="lineNum">    1972 </span>            :         /* PCH only available on ILK+ */
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :         BUG_ON(!HAS_PCH_SPLIT(dev));</span>
<span class="lineNum">    1974 </span>            : 
<span class="lineNum">    1975 </span>            :         /* Make sure PCH DPLL is enabled */
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :         assert_shared_dpll_enabled(dev_priv,</span>
<span class="lineNum">    1977 </span>            :                                    intel_crtc_to_shared_dpll(intel_crtc));
<span class="lineNum">    1978 </span>            : 
<span class="lineNum">    1979 </span>            :         /* FDI must be feeding us bits for PCH ports */
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :         assert_fdi_tx_enabled(dev_priv, pipe);</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         assert_fdi_rx_enabled(dev_priv, pipe);</span>
<span class="lineNum">    1982 </span>            : 
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">    1984 </span>            :                 /* Workaround: Set the timing override bit before enabling the
<span class="lineNum">    1985 </span>            :                  * pch transcoder. */
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                 reg = TRANS_CHICKEN2(pipe);</span>
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                 val = I915_READ(reg);</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, val);</span>
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1991 </span>            : 
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         reg = PCH_TRANSCONF(pipe);</span>
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :         val = I915_READ(reg);</span>
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :         pipeconf_val = I915_READ(PIPECONF(pipe));</span>
<span class="lineNum">    1995 </span>            : 
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1997 </span>            :                 /*
<span class="lineNum">    1998 </span>            :                  * Make the BPC in transcoder be consistent with
<span class="lineNum">    1999 </span>            :                  * that in pipeconf reg. For HDMI we must use 8bpc
<span class="lineNum">    2000 </span>            :                  * here for both 8bpc and 12bpc.
<span class="lineNum">    2001 </span>            :                  */
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                 val &amp;= ~PIPECONF_BPC_MASK;</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :                 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_HDMI))</span>
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :                         val |= PIPECONF_8BPC;</span>
<span class="lineNum">    2005 </span>            :                 else
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                         val |= pipeconf_val &amp; PIPECONF_BPC_MASK;</span>
<span class="lineNum">    2007 </span>            :         }
<span class="lineNum">    2008 </span>            : 
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :         val &amp;= ~TRANS_INTERLACE_MASK;</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :         if ((pipeconf_val &amp; PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                 if (HAS_PCH_IBX(dev_priv-&gt;dev) &amp;&amp;</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                     intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                         val |= TRANS_LEGACY_INTERLACED_ILK;</span>
<span class="lineNum">    2014 </span>            :                 else
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                         val |= TRANS_INTERLACED;</span>
<span class="lineNum">    2016 </span>            :         else
<span class="lineNum">    2017 </span>            :                 val |= TRANS_PROGRESSIVE;
<span class="lineNum">    2018 </span>            : 
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, val | TRANS_ENABLE);</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(reg) &amp; TRANS_STATE_ENABLE, 100))</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to enable transcoder %c\n&quot;, pipe_name(pipe));</span>
<a name="2022"><span class="lineNum">    2022 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2023 </span>            : 
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 : static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2025 </span>            :                                       enum transcoder cpu_transcoder)
<span class="lineNum">    2026 </span>            : {
<span class="lineNum">    2027 </span>            :         u32 val, pipeconf_val;
<span class="lineNum">    2028 </span>            : 
<span class="lineNum">    2029 </span>            :         /* PCH only available on ILK+ */
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :         BUG_ON(!HAS_PCH_SPLIT(dev_priv-&gt;dev));</span>
<span class="lineNum">    2031 </span>            : 
<span class="lineNum">    2032 </span>            :         /* FDI must be feeding us bits for PCH ports */
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);</span>
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :         assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);</span>
<span class="lineNum">    2035 </span>            : 
<span class="lineNum">    2036 </span>            :         /* Workaround: set timing override bit. */
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :         val = I915_READ(TRANS_CHICKEN2(PIPE_A));</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :         val |= TRANS_CHICKEN2_TIMING_OVERRIDE;</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :         I915_WRITE(TRANS_CHICKEN2(PIPE_A), val);</span>
<span class="lineNum">    2040 </span>            : 
<span class="lineNum">    2041 </span>            :         val = TRANS_ENABLE;
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));</span>
<span class="lineNum">    2043 </span>            : 
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         if ((pipeconf_val &amp; PIPECONF_INTERLACE_MASK_HSW) ==</span>
<span class="lineNum">    2045 </span>            :             PIPECONF_INTERLACED_ILK)
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 val |= TRANS_INTERLACED;</span>
<span class="lineNum">    2047 </span>            :         else
<span class="lineNum">    2048 </span>            :                 val |= TRANS_PROGRESSIVE;
<span class="lineNum">    2049 </span>            : 
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :         I915_WRITE(LPT_TRANSCONF, val);</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(LPT_TRANSCONF) &amp; TRANS_STATE_ENABLE, 100))</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to enable PCH transcoder\n&quot;);</span>
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2054 </span>            : 
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 : static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2056 </span>            :                                             enum pipe pipe)
<span class="lineNum">    2057 </span>            : {
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    2059 </span>            :         uint32_t reg, val;
<span class="lineNum">    2060 </span>            : 
<span class="lineNum">    2061 </span>            :         /* FDI relies on the transcoder */
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :         assert_fdi_tx_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :         assert_fdi_rx_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2064 </span>            : 
<span class="lineNum">    2065 </span>            :         /* Ports must be off as well */
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :         assert_pch_ports_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2067 </span>            : 
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         reg = PCH_TRANSCONF(pipe);</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         val = I915_READ(reg);</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :         val &amp;= ~TRANS_ENABLE;</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, val);</span>
<span class="lineNum">    2072 </span>            :         /* wait for PCH transcoder off, transcoder state */
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(reg) &amp; TRANS_STATE_ENABLE) == 0, 50))</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to disable transcoder %c\n&quot;, pipe_name(pipe));</span>
<span class="lineNum">    2075 </span>            : 
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         if (!HAS_PCH_IBX(dev)) {</span>
<span class="lineNum">    2077 </span>            :                 /* Workaround: Clear the timing override chicken bit again. */
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                 reg = TRANS_CHICKEN2(pipe);</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                 val = I915_READ(reg);</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :                 val &amp;= ~TRANS_CHICKEN2_TIMING_OVERRIDE;</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, val);</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         }</span>
<a name="2083"><span class="lineNum">    2083 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2084 </span>            : 
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 : static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2086 </span>            : {
<span class="lineNum">    2087 </span>            :         u32 val;
<span class="lineNum">    2088 </span>            : 
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         val = I915_READ(LPT_TRANSCONF);</span>
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :         val &amp;= ~TRANS_ENABLE;</span>
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         I915_WRITE(LPT_TRANSCONF, val);</span>
<span class="lineNum">    2092 </span>            :         /* wait for PCH transcoder off, transcoder state */
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(LPT_TRANSCONF) &amp; TRANS_STATE_ENABLE) == 0, 50))</span>
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to disable PCH transcoder\n&quot;);</span>
<span class="lineNum">    2095 </span>            : 
<span class="lineNum">    2096 </span>            :         /* Workaround: clear timing override bit. */
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         val = I915_READ(TRANS_CHICKEN2(PIPE_A));</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :         val &amp;= ~TRANS_CHICKEN2_TIMING_OVERRIDE;</span>
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         I915_WRITE(TRANS_CHICKEN2(PIPE_A), val);</span>
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2101 </span>            : 
<span class="lineNum">    2102 </span>            : /**
<span class="lineNum">    2103 </span>            :  * intel_enable_pipe - enable a pipe, asserting requirements
<span class="lineNum">    2104 </span>            :  * @crtc: crtc responsible for the pipe
<span class="lineNum">    2105 </span>            :  *
<span class="lineNum">    2106 </span>            :  * Enable @crtc's pipe, making sure that various hardware specific requirements
<a name="2107"><span class="lineNum">    2107 </span>            :  * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.</a>
<span class="lineNum">    2108 </span>            :  */
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 : static void intel_enable_pipe(struct intel_crtc *crtc)</span>
<span class="lineNum">    2110 </span>            : {
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,</span>
<span class="lineNum">    2115 </span>            :                                                                       pipe);
<span class="lineNum">    2116 </span>            :         enum pipe pch_transcoder;
<span class="lineNum">    2117 </span>            :         int reg;
<span class="lineNum">    2118 </span>            :         u32 val;
<span class="lineNum">    2119 </span>            : 
<span class="lineNum">    2120 </span>            :         DRM_DEBUG_KMS(&quot;enabling pipe %c\n&quot;, pipe_name(pipe));
<span class="lineNum">    2121 </span>            : 
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :         assert_planes_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :         assert_cursor_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :         assert_sprites_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2125 </span>            : 
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :         if (HAS_PCH_LPT(dev_priv-&gt;dev))</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                 pch_transcoder = TRANSCODER_A;</span>
<span class="lineNum">    2128 </span>            :         else
<span class="lineNum">    2129 </span>            :                 pch_transcoder = pipe;
<span class="lineNum">    2130 </span>            : 
<span class="lineNum">    2131 </span>            :         /*
<span class="lineNum">    2132 </span>            :          * A pipe without a PLL won't actually be able to drive bits from
<span class="lineNum">    2133 </span>            :          * a plane.  On ILK+ the pipe PLLs are integrated, so we don't
<span class="lineNum">    2134 </span>            :          * need the check.
<span class="lineNum">    2135 </span>            :          */
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :         if (HAS_GMCH_DISPLAY(dev_priv-&gt;dev))</span>
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI))</span>
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                         assert_dsi_pll_enabled(dev_priv);</span>
<span class="lineNum">    2139 </span>            :                 else
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                         assert_pll_enabled(dev_priv, pipe);</span>
<span class="lineNum">    2141 </span>            :         else {
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;config-&gt;has_pch_encoder) {</span>
<span class="lineNum">    2143 </span>            :                         /* if driving the PCH, we need FDI enabled */
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                         assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                         assert_fdi_tx_pll_enabled(dev_priv,</span>
<span class="lineNum">    2146 </span>            :                                                   (enum pipe) cpu_transcoder);
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2148 </span>            :                 /* FIXME: assert CPU port conditions for SNB+ */
<span class="lineNum">    2149 </span>            :         }
<span class="lineNum">    2150 </span>            : 
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         reg = PIPECONF(cpu_transcoder);</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :         val = I915_READ(reg);</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :         if (val &amp; PIPECONF_ENABLE) {</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                 WARN_ON(!((pipe == PIPE_A &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEA_FORCE) ||</span>
<span class="lineNum">    2155 </span>            :                           (pipe == PIPE_B &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEB_FORCE)));
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2157 </span>            :         }
<span class="lineNum">    2158 </span>            : 
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, val | PIPECONF_ENABLE);</span>
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    2161 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2162 </span>            : 
<span class="lineNum">    2163 </span>            : /**
<span class="lineNum">    2164 </span>            :  * intel_disable_pipe - disable a pipe, asserting requirements
<span class="lineNum">    2165 </span>            :  * @crtc: crtc whose pipes is to be disabled
<span class="lineNum">    2166 </span>            :  *
<span class="lineNum">    2167 </span>            :  * Disable the pipe of @crtc, making sure that various hardware
<span class="lineNum">    2168 </span>            :  * specific requirements are met, if applicable, e.g. plane
<span class="lineNum">    2169 </span>            :  * disabled, panel fitter off, etc.
<span class="lineNum">    2170 </span>            :  *
<a name="2171"><span class="lineNum">    2171 </span>            :  * Will wait until the pipe has shut down before returning.</a>
<span class="lineNum">    2172 </span>            :  */
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 : static void intel_disable_pipe(struct intel_crtc *crtc)</span>
<span class="lineNum">    2174 </span>            : {
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    2178 </span>            :         int reg;
<span class="lineNum">    2179 </span>            :         u32 val;
<span class="lineNum">    2180 </span>            : 
<span class="lineNum">    2181 </span>            :         DRM_DEBUG_KMS(&quot;disabling pipe %c\n&quot;, pipe_name(pipe));
<span class="lineNum">    2182 </span>            : 
<span class="lineNum">    2183 </span>            :         /*
<span class="lineNum">    2184 </span>            :          * Make sure planes won't keep trying to pump pixels to us,
<span class="lineNum">    2185 </span>            :          * or we might hang the display.
<span class="lineNum">    2186 </span>            :          */
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :         assert_planes_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         assert_cursor_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :         assert_sprites_disabled(dev_priv, pipe);</span>
<span class="lineNum">    2190 </span>            : 
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :         reg = PIPECONF(cpu_transcoder);</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         val = I915_READ(reg);</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :         if ((val &amp; PIPECONF_ENABLE) == 0)</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2195 </span>            : 
<span class="lineNum">    2196 </span>            :         /*
<span class="lineNum">    2197 </span>            :          * Double wide has implications for planes
<span class="lineNum">    2198 </span>            :          * so best keep it disabled when not needed.
<span class="lineNum">    2199 </span>            :          */
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         if (crtc-&gt;config-&gt;double_wide)</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                 val &amp;= ~PIPECONF_DOUBLE_WIDE;</span>
<span class="lineNum">    2202 </span>            : 
<span class="lineNum">    2203 </span>            :         /* Don't disable pipe or pipe PLLs if needed */
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         if (!(pipe == PIPE_A &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEA_FORCE) &amp;&amp;</span>
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 :             !(pipe == PIPE_B &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEB_FORCE))</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                 val &amp;= ~PIPECONF_ENABLE;</span>
<span class="lineNum">    2207 </span>            : 
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, val);</span>
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :         if ((val &amp; PIPECONF_ENABLE) == 0)</span>
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :                 intel_wait_for_pipe_off(crtc);</span>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2212 </span>            : 
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 : static bool need_vtd_wa(struct drm_device *dev)</span>
<span class="lineNum">    2214 </span>            : {
<span class="lineNum">    2215 </span>            : #ifdef CONFIG_INTEL_IOMMU
<span class="lineNum">    2216 </span>            :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6 &amp;&amp; intel_iommu_gfx_mapped)
<span class="lineNum">    2217 </span>            :                 return true;
<span class="lineNum">    2218 </span>            : #endif
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    2220 </span>            : }
<a name="2221"><span class="lineNum">    2221 </span>            : </a>
<span class="lineNum">    2222 </span>            : unsigned int
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 : intel_tile_height(struct drm_device *dev, uint32_t pixel_format,</span>
<span class="lineNum">    2224 </span>            :                   uint64_t fb_format_modifier, unsigned int plane)
<span class="lineNum">    2225 </span>            : {
<span class="lineNum">    2226 </span>            :         unsigned int tile_height;
<span class="lineNum">    2227 </span>            :         uint32_t pixel_bytes;
<span class="lineNum">    2228 </span>            : 
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :         switch (fb_format_modifier) {</span>
<span class="lineNum">    2230 </span>            :         case DRM_FORMAT_MOD_NONE:
<span class="lineNum">    2231 </span>            :                 tile_height = 1;
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2233 </span>            :         case I915_FORMAT_MOD_X_TILED:
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                 tile_height = IS_GEN2(dev) ? 16 : 8;</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2236 </span>            :         case I915_FORMAT_MOD_Y_TILED:
<span class="lineNum">    2237 </span>            :                 tile_height = 32;
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2239 </span>            :         case I915_FORMAT_MOD_Yf_TILED:
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :                 pixel_bytes = drm_format_plane_cpp(pixel_format, plane);</span>
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                 switch (pixel_bytes) {</span>
<span class="lineNum">    2242 </span>            :                 default:
<span class="lineNum">    2243 </span>            :                 case 1:
<span class="lineNum">    2244 </span>            :                         tile_height = 64;
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2246 </span>            :                 case 2:
<span class="lineNum">    2247 </span>            :                 case 4:
<span class="lineNum">    2248 </span>            :                         tile_height = 32;
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2250 </span>            :                 case 8:
<span class="lineNum">    2251 </span>            :                         tile_height = 16;
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2253 </span>            :                 case 16:
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                         WARN_ONCE(1,</span>
<span class="lineNum">    2255 </span>            :                                   &quot;128-bit pixels are not supported for display!&quot;);
<span class="lineNum">    2256 </span>            :                         tile_height = 16;
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2258 </span>            :                 }
<span class="lineNum">    2259 </span>            :                 break;
<span class="lineNum">    2260 </span>            :         default:
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                 MISSING_CASE(fb_format_modifier);</span>
<span class="lineNum">    2262 </span>            :                 tile_height = 1;
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2264 </span>            :         }
<span class="lineNum">    2265 </span>            : 
<span class="lineNum">    2266 </span><span class="lineNoCov">          0 :         return tile_height;</span>
<span class="lineNum">    2267 </span>            : }
<a name="2268"><span class="lineNum">    2268 </span>            : </a>
<span class="lineNum">    2269 </span>            : unsigned int
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 : intel_fb_align_height(struct drm_device *dev, unsigned int height,</span>
<span class="lineNum">    2271 </span>            :                       uint32_t pixel_format, uint64_t fb_format_modifier)
<span class="lineNum">    2272 </span>            : {
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         return roundup2(height, intel_tile_height(dev, pixel_format,</span>
<span class="lineNum">    2274 </span>            :                                                fb_format_modifier, 0));
<span class="lineNum">    2275 </span>            : }
<a name="2276"><span class="lineNum">    2276 </span>            : </a>
<span class="lineNum">    2277 </span>            : static int
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 : intel_fill_fb_ggtt_view(struct i915_ggtt_view *view, struct drm_framebuffer *fb,</span>
<span class="lineNum">    2279 </span>            :                         const struct drm_plane_state *plane_state)
<span class="lineNum">    2280 </span>            : {
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         struct intel_rotation_info *info = &amp;view-&gt;rotation_info;</span>
<span class="lineNum">    2282 </span>            :         unsigned int tile_height, tile_pitch;
<span class="lineNum">    2283 </span>            : 
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         *view = i915_ggtt_view_normal;</span>
<span class="lineNum">    2285 </span>            : 
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         if (!plane_state)</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2288 </span>            : 
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :         if (!intel_rotation_90_or_270(plane_state-&gt;rotation))</span>
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2291 </span>            : 
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :         *view = i915_ggtt_view_rotated;</span>
<span class="lineNum">    2293 </span>            : 
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :         info-&gt;height = fb-&gt;height;</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :         info-&gt;pixel_format = fb-&gt;pixel_format;</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         info-&gt;pitch = fb-&gt;pitches[0];</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :         info-&gt;uv_offset = fb-&gt;offsets[1];</span>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         info-&gt;fb_modifier = fb-&gt;modifier[0];</span>
<span class="lineNum">    2299 </span>            : 
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :         tile_height = intel_tile_height(fb-&gt;dev, fb-&gt;pixel_format,</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                                         fb-&gt;modifier[0], 0);</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :         tile_pitch = PAGE_SIZE / tile_height;</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         info-&gt;width_pages = DIV_ROUND_UP(fb-&gt;pitches[0], tile_pitch);</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :         info-&gt;height_pages = DIV_ROUND_UP(fb-&gt;height, tile_height);</span>
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :         info-&gt;size = info-&gt;width_pages * info-&gt;height_pages * PAGE_SIZE;</span>
<span class="lineNum">    2306 </span>            : 
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :         if (info-&gt;pixel_format == DRM_FORMAT_NV12) {</span>
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                 tile_height = intel_tile_height(fb-&gt;dev, fb-&gt;pixel_format,</span>
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                                                 fb-&gt;modifier[0], 1);</span>
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                 tile_pitch = PAGE_SIZE / tile_height;</span>
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                 info-&gt;width_pages_uv = DIV_ROUND_UP(fb-&gt;pitches[0], tile_pitch);</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                 info-&gt;height_pages_uv = DIV_ROUND_UP(fb-&gt;height / 2,</span>
<span class="lineNum">    2313 </span>            :                                                      tile_height);
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                 info-&gt;size_uv = info-&gt;width_pages_uv * info-&gt;height_pages_uv *</span>
<span class="lineNum">    2315 </span>            :                                 PAGE_SIZE;
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2317 </span>            : 
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2319"><span class="lineNum">    2319 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2320 </span>            : 
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 : static unsigned int intel_linear_alignment(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2322 </span>            : {
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                 return 256 * 1024;</span>
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :         else if (IS_BROADWATER(dev_priv) || IS_CRESTLINE(dev_priv) ||</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                  IS_VALLEYVIEW(dev_priv))</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                 return 128 * 1024;</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 4)</span>
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                 return 4 * 1024;</span>
<span class="lineNum">    2330 </span>            :         else
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 : }</span>
<a name="2333"><span class="lineNum">    2333 </span>            : </a>
<span class="lineNum">    2334 </span>            : int
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 : intel_pin_and_fence_fb_obj(struct drm_plane *plane,</span>
<span class="lineNum">    2336 </span>            :                            struct drm_framebuffer *fb,
<span class="lineNum">    2337 </span>            :                            const struct drm_plane_state *plane_state,
<span class="lineNum">    2338 </span>            :                            struct intel_engine_cs *pipelined,
<span class="lineNum">    2339 </span>            :                            struct drm_i915_gem_request **pipelined_request)
<span class="lineNum">    2340 </span>            : {
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :         struct drm_device *dev = fb-&gt;dev;</span>
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(fb);</span>
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 :         struct i915_ggtt_view view;</span>
<span class="lineNum">    2345 </span>            :         u32 alignment;
<span class="lineNum">    2346 </span>            :         int ret;
<span class="lineNum">    2347 </span>            : 
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev-&gt;struct_mutex));</span>
<span class="lineNum">    2349 </span>            : 
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :         switch (fb-&gt;modifier[0]) {</span>
<span class="lineNum">    2351 </span>            :         case DRM_FORMAT_MOD_NONE:
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                 alignment = intel_linear_alignment(dev_priv);</span>
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2354 </span>            :         case I915_FORMAT_MOD_X_TILED:
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                         alignment = 256 * 1024;</span>
<span class="lineNum">    2357 </span>            :                 else {
<span class="lineNum">    2358 </span>            :                         /* pin() will align the object as required by fence */
<span class="lineNum">    2359 </span>            :                         alignment = 0;
<span class="lineNum">    2360 </span>            :                 }
<span class="lineNum">    2361 </span>            :                 break;
<span class="lineNum">    2362 </span>            :         case I915_FORMAT_MOD_Y_TILED:
<span class="lineNum">    2363 </span>            :         case I915_FORMAT_MOD_Yf_TILED:
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :                 if (WARN_ONCE(INTEL_INFO(dev)-&gt;gen &lt; 9,</span>
<span class="lineNum">    2365 </span>            :                           &quot;Y tiling bo slipped through, driver bug!\n&quot;))
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2367 </span>            :                 alignment = 1 * 1024 * 1024;
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2369 </span>            :         default:
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                 MISSING_CASE(fb-&gt;modifier[0]);</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2372 </span>            :         }
<span class="lineNum">    2373 </span>            : 
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         ret = intel_fill_fb_ggtt_view(&amp;view, fb, plane_state);</span>
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2377 </span>            : 
<span class="lineNum">    2378 </span>            :         /* Note that the w/a also requires 64 PTE of padding following the
<span class="lineNum">    2379 </span>            :          * bo. We currently fill all unused PTE with the shadow page and so
<span class="lineNum">    2380 </span>            :          * we should always have valid PTE following the scanout preventing
<span class="lineNum">    2381 </span>            :          * the VT-d warning.
<span class="lineNum">    2382 </span>            :          */
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         if (need_vtd_wa(dev) &amp;&amp; alignment &lt; 256 * 1024)</span>
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                 alignment = 256 * 1024;</span>
<span class="lineNum">    2385 </span>            : 
<span class="lineNum">    2386 </span>            :         /*
<span class="lineNum">    2387 </span>            :          * Global gtt pte registers are special registers which actually forward
<span class="lineNum">    2388 </span>            :          * writes to a chunk of system memory. Which means that there is no risk
<span class="lineNum">    2389 </span>            :          * that the register values disappear as soon as we call
<span class="lineNum">    2390 </span>            :          * intel_runtime_pm_put(), so it is correct to wrap only the
<span class="lineNum">    2391 </span>            :          * pin/unpin/fence and not more.
<span class="lineNum">    2392 </span>            :          */
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :         intel_runtime_pm_get(dev_priv);</span>
<span class="lineNum">    2394 </span>            : 
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.interruptible = false;</span>
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined,</span>
<span class="lineNum">    2397 </span>            :                                                    pipelined_request, &amp;view);
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2399 </span>            :                 goto err_interruptible;
<span class="lineNum">    2400 </span>            : 
<span class="lineNum">    2401 </span>            :         /* Install a fence for tiled scan-out. Pre-i965 always needs a
<span class="lineNum">    2402 </span>            :          * fence, whereas 965+ only requires a fence if using
<span class="lineNum">    2403 </span>            :          * framebuffer compression.  For simplicity, we always install
<span class="lineNum">    2404 </span>            :          * a fence as the cost is not that onerous.
<span class="lineNum">    2405 </span>            :          */
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         if (view.type == I915_GGTT_VIEW_NORMAL) {</span>
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :                 ret = i915_gem_object_get_fence(obj);</span>
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :                 if (ret == -EDEADLK) {</span>
<span class="lineNum">    2409 </span>            :                         /*
<span class="lineNum">    2410 </span>            :                          * -EDEADLK means there are no free fences
<span class="lineNum">    2411 </span>            :                          * no pending flips.
<span class="lineNum">    2412 </span>            :                          *
<span class="lineNum">    2413 </span>            :                          * This is propagated to atomic, but it uses
<span class="lineNum">    2414 </span>            :                          * -EDEADLK to force a locking recovery, so
<span class="lineNum">    2415 </span>            :                          * change the returned error to -EBUSY.
<span class="lineNum">    2416 </span>            :                          */
<span class="lineNum">    2417 </span>            :                         ret = -EBUSY;
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                         goto err_unpin;</span>
<span class="lineNum">    2419 </span><span class="lineNoCov">          0 :                 } else if (ret)</span>
<span class="lineNum">    2420 </span>            :                         goto err_unpin;
<span class="lineNum">    2421 </span>            : 
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                 i915_gem_object_pin_fence(obj);</span>
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2424 </span>            : 
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.interruptible = true;</span>
<span class="lineNum">    2426 </span><span class="lineNoCov">          0 :         intel_runtime_pm_put(dev_priv);</span>
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2428 </span>            : 
<span class="lineNum">    2429 </span>            : err_unpin:
<span class="lineNum">    2430 </span><span class="lineNoCov">          0 :         i915_gem_object_unpin_from_display_plane(obj, &amp;view);</span>
<span class="lineNum">    2431 </span>            : err_interruptible:
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.interruptible = true;</span>
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :         intel_runtime_pm_put(dev_priv);</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2435"><span class="lineNum">    2435 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2436 </span>            : 
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 : static void intel_unpin_fb_obj(struct drm_framebuffer *fb,</span>
<span class="lineNum">    2438 </span>            :                                const struct drm_plane_state *plane_state)
<span class="lineNum">    2439 </span>            : {
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(fb);</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :         struct i915_ggtt_view view;</span>
<span class="lineNum">    2442 </span>            :         int ret;
<span class="lineNum">    2443 </span>            : 
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;obj-&gt;base.dev-&gt;struct_mutex));</span>
<span class="lineNum">    2445 </span>            : 
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :         ret = intel_fill_fb_ggtt_view(&amp;view, fb, plane_state);</span>
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :         WARN_ONCE(ret, &quot;Couldn't get view from plane state!&quot;);</span>
<span class="lineNum">    2448 </span>            : 
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :         if (view.type == I915_GGTT_VIEW_NORMAL)</span>
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :                 i915_gem_object_unpin_fence(obj);</span>
<span class="lineNum">    2451 </span>            : 
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :         i915_gem_object_unpin_from_display_plane(obj, &amp;view);</span>
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2454 </span>            : 
<a name="2455"><span class="lineNum">    2455 </span>            : /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel</a>
<span class="lineNum">    2456 </span>            :  * is assumed to be a power-of-two. */
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 : unsigned long intel_gen4_compute_page_offset(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2458 </span>            :                                              int *x, int *y,
<span class="lineNum">    2459 </span>            :                                              unsigned int tiling_mode,
<span class="lineNum">    2460 </span>            :                                              unsigned int cpp,
<span class="lineNum">    2461 </span>            :                                              unsigned int pitch)
<span class="lineNum">    2462 </span>            : {
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 :         if (tiling_mode != I915_TILING_NONE) {</span>
<span class="lineNum">    2464 </span>            :                 unsigned int tile_rows, tiles;
<span class="lineNum">    2465 </span>            : 
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                 tile_rows = *y / 8;</span>
<span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                 *y %= 8;</span>
<span class="lineNum">    2468 </span>            : 
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :                 tiles = *x / (512/cpp);</span>
<span class="lineNum">    2470 </span><span class="lineNoCov">          0 :                 *x %= 512/cpp;</span>
<span class="lineNum">    2471 </span>            : 
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                 return tile_rows * pitch * 8 + tiles * 4096;</span>
<span class="lineNum">    2473 </span>            :         } else {
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :                 unsigned int alignment = intel_linear_alignment(dev_priv) - 1;</span>
<span class="lineNum">    2475 </span>            :                 unsigned int offset;
<span class="lineNum">    2476 </span>            : 
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :                 offset = *y * pitch + *x * cpp;</span>
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :                 *y = (offset &amp; alignment) / pitch;</span>
<span class="lineNum">    2479 </span><span class="lineNoCov">          0 :                 *x = ((offset &amp; alignment) - *y * pitch) / cpp;</span>
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                 return offset &amp; ~alignment;</span>
<span class="lineNum">    2481 </span>            :         }
<a name="2482"><span class="lineNum">    2482 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2483 </span>            : 
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 : static int i9xx_format_to_fourcc(int format)</span>
<span class="lineNum">    2485 </span>            : {
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :         switch (format) {</span>
<span class="lineNum">    2487 </span>            :         case DISPPLANE_8BPP:
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_C8;</span>
<span class="lineNum">    2489 </span>            :         case DISPPLANE_BGRX555:
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_XRGB1555;</span>
<span class="lineNum">    2491 </span>            :         case DISPPLANE_BGRX565:
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_RGB565;</span>
<span class="lineNum">    2493 </span>            :         default:
<span class="lineNum">    2494 </span>            :         case DISPPLANE_BGRX888:
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_XRGB8888;</span>
<span class="lineNum">    2496 </span>            :         case DISPPLANE_RGBX888:
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_XBGR8888;</span>
<span class="lineNum">    2498 </span>            :         case DISPPLANE_BGRX101010:
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_XRGB2101010;</span>
<span class="lineNum">    2500 </span>            :         case DISPPLANE_RGBX101010:
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_XBGR2101010;</span>
<span class="lineNum">    2502 </span>            :         }
<a name="2503"><span class="lineNum">    2503 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2504 </span>            : 
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 : static int skl_format_to_fourcc(int format, bool rgb_order, bool alpha)</span>
<span class="lineNum">    2506 </span>            : {
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :         switch (format) {</span>
<span class="lineNum">    2508 </span>            :         case PLANE_CTL_FORMAT_RGB_565:
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                 return DRM_FORMAT_RGB565;</span>
<span class="lineNum">    2510 </span>            :         default:
<span class="lineNum">    2511 </span>            :         case PLANE_CTL_FORMAT_XRGB_8888:
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :                 if (rgb_order) {</span>
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                         if (alpha)</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :                                 return DRM_FORMAT_ABGR8888;</span>
<span class="lineNum">    2515 </span>            :                         else
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                                 return DRM_FORMAT_XBGR8888;</span>
<span class="lineNum">    2517 </span>            :                 } else {
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                         if (alpha)</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                                 return DRM_FORMAT_ARGB8888;</span>
<span class="lineNum">    2520 </span>            :                         else
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                                 return DRM_FORMAT_XRGB8888;</span>
<span class="lineNum">    2522 </span>            :                 }
<span class="lineNum">    2523 </span>            :         case PLANE_CTL_FORMAT_XRGB_2101010:
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :                 if (rgb_order)</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                         return DRM_FORMAT_XBGR2101010;</span>
<span class="lineNum">    2526 </span>            :                 else
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                         return DRM_FORMAT_XRGB2101010;</span>
<span class="lineNum">    2528 </span>            :         }
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 : }</span>
<a name="2530"><span class="lineNum">    2530 </span>            : </a>
<span class="lineNum">    2531 </span>            : static bool
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 : intel_alloc_initial_plane_obj(struct intel_crtc *crtc,</span>
<span class="lineNum">    2533 </span>            :                               struct intel_initial_plane_config *plane_config)
<span class="lineNum">    2534 </span>            : {
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    2537 </span>            :         struct drm_i915_gem_object *obj = NULL;
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         struct drm_mode_fb_cmd2 mode_cmd = { 0 };</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = &amp;plane_config-&gt;fb-&gt;base;</span>
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :         u32 base_aligned = round_down(plane_config-&gt;base, PAGE_SIZE);</span>
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :         u32 size_aligned = round_up(plane_config-&gt;base + plane_config-&gt;size,</span>
<span class="lineNum">    2542 </span>            :                                     PAGE_SIZE);
<span class="lineNum">    2543 </span>            : 
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         size_aligned -= base_aligned;</span>
<span class="lineNum">    2545 </span>            : 
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :         if (plane_config-&gt;size == 0)</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2548 </span>            : 
<span class="lineNum">    2549 </span>            :         /* If the FB is too big, just don't use it since fbdev is not very
<span class="lineNum">    2550 </span>            :          * important and we should probably use that space with FBC or other
<span class="lineNum">    2551 </span>            :          * features. */
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :         if (size_aligned * 2 &gt; dev_priv-&gt;gtt.stolen_usable_size)</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2554 </span>            : 
<span class="lineNum">    2555 </span><span class="lineNoCov">          0 :         obj = i915_gem_object_create_stolen_for_preallocated(dev,</span>
<span class="lineNum">    2556 </span>            :                                                              base_aligned,
<span class="lineNum">    2557 </span>            :                                                              base_aligned,
<span class="lineNum">    2558 </span>            :                                                              size_aligned);
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :         if (!obj)</span>
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2561 </span>            : 
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :         obj-&gt;tiling_mode = plane_config-&gt;tiling;</span>
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :         if (obj-&gt;tiling_mode == I915_TILING_X)</span>
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                 obj-&gt;stride = fb-&gt;pitches[0];</span>
<span class="lineNum">    2565 </span>            : 
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 :         mode_cmd.pixel_format = fb-&gt;pixel_format;</span>
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :         mode_cmd.width = fb-&gt;width;</span>
<span class="lineNum">    2568 </span><span class="lineNoCov">          0 :         mode_cmd.height = fb-&gt;height;</span>
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         mode_cmd.pitches[0] = fb-&gt;pitches[0];</span>
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :         mode_cmd.modifier[0] = fb-&gt;modifier[0];</span>
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         mode_cmd.flags = DRM_MODE_FB_MODIFIERS;</span>
<span class="lineNum">    2572 </span>            : 
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :         if (intel_framebuffer_init(dev, to_intel_framebuffer(fb),</span>
<span class="lineNum">    2575 </span>            :                                    &amp;mode_cmd, obj)) {
<span class="lineNum">    2576 </span>            :                 DRM_DEBUG_KMS(&quot;intel fb init failed\n&quot;);
<span class="lineNum">    2577 </span>            :                 goto out_unref_obj;
<span class="lineNum">    2578 </span>            :         }
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    2580 </span>            : 
<span class="lineNum">    2581 </span>            :         DRM_DEBUG_KMS(&quot;initial plane fb obj %p\n&quot;, obj);
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    2583 </span>            : 
<span class="lineNum">    2584 </span>            : out_unref_obj:
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;obj-&gt;base);</span>
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    2587 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2589 </span>            : 
<a name="2590"><span class="lineNum">    2590 </span>            : /* Update plane-&gt;state-&gt;fb to match plane-&gt;fb after driver-internal updates */</a>
<span class="lineNum">    2591 </span>            : static void
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 : update_state_fb(struct drm_plane *plane)</span>
<span class="lineNum">    2593 </span>            : {
<span class="lineNum">    2594 </span><span class="lineNoCov">          0 :         if (plane-&gt;fb == plane-&gt;state-&gt;fb)</span>
<span class="lineNum">    2595 </span>            :                 return;
<span class="lineNum">    2596 </span>            : 
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :         if (plane-&gt;state-&gt;fb)</span>
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :                 drm_framebuffer_unreference(plane-&gt;state-&gt;fb);</span>
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :         plane-&gt;state-&gt;fb = plane-&gt;fb;</span>
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         if (plane-&gt;state-&gt;fb)</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 drm_framebuffer_reference(plane-&gt;state-&gt;fb);</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 : }</span>
<a name="2603"><span class="lineNum">    2603 </span>            : </a>
<span class="lineNum">    2604 </span>            : static void
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 : intel_find_initial_plane_obj(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    2606 </span>            :                              struct intel_initial_plane_config *plane_config)
<span class="lineNum">    2607 </span>            : {
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2610 </span>            :         struct drm_crtc *c;
<span class="lineNum">    2611 </span>            :         struct intel_crtc *i;
<span class="lineNum">    2612 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :         struct drm_plane *primary = intel_crtc-&gt;base.primary;</span>
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :         struct drm_plane_state *plane_state = primary-&gt;state;</span>
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :         struct drm_crtc_state *crtc_state = intel_crtc-&gt;base.state;</span>
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :         struct intel_plane *intel_plane = to_intel_plane(primary);</span>
<span class="lineNum">    2617 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">    2618 </span>            : 
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         if (!plane_config-&gt;fb)</span>
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2621 </span>            : 
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :         if (intel_alloc_initial_plane_obj(intel_crtc, plane_config)) {</span>
<span class="lineNum">    2623 </span><span class="lineNoCov">          0 :                 fb = &amp;plane_config-&gt;fb-&gt;base;</span>
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :                 goto valid_fb;</span>
<span class="lineNum">    2625 </span>            :         }
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         kfree(plane_config-&gt;fb);</span>
<span class="lineNum">    2628 </span>            : 
<span class="lineNum">    2629 </span>            :         /*
<span class="lineNum">    2630 </span>            :          * Failed to alloc the obj, check to see if we should share
<span class="lineNum">    2631 </span>            :          * an fb with another CRTC instead
<span class="lineNum">    2632 </span>            :          */
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, c) {</span>
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                 i = to_intel_crtc(c);</span>
<span class="lineNum">    2635 </span>            : 
<span class="lineNum">    2636 </span><span class="lineNoCov">          0 :                 if (c == &amp;intel_crtc-&gt;base)</span>
<span class="lineNum">    2637 </span>            :                         continue;
<span class="lineNum">    2638 </span>            : 
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :                 if (!i-&gt;active)</span>
<span class="lineNum">    2640 </span>            :                         continue;
<span class="lineNum">    2641 </span>            : 
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                 fb = c-&gt;primary-&gt;fb;</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                 if (!fb)</span>
<span class="lineNum">    2644 </span>            :                         continue;
<span class="lineNum">    2645 </span>            : 
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :                 obj = intel_fb_obj(fb);</span>
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :                 if (i915_gem_obj_ggtt_offset(obj) == plane_config-&gt;base) {</span>
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :                         drm_framebuffer_reference(fb);</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                         goto valid_fb;</span>
<span class="lineNum">    2650 </span>            :                 }
<span class="lineNum">    2651 </span>            :         }
<span class="lineNum">    2652 </span>            : 
<span class="lineNum">    2653 </span>            :         /*
<span class="lineNum">    2654 </span>            :          * We've failed to reconstruct the BIOS FB.  Current display state
<span class="lineNum">    2655 </span>            :          * indicates that the primary plane is visible, but has a NULL FB,
<span class="lineNum">    2656 </span>            :          * which will lead to problems later if we don't fix it up.  The
<span class="lineNum">    2657 </span>            :          * simplest solution is to just disable the primary plane now and
<span class="lineNum">    2658 </span>            :          * pretend the BIOS never had it enabled.
<span class="lineNum">    2659 </span>            :          */
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :         to_intel_plane_state(plane_state)-&gt;visible = false;</span>
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :         crtc_state-&gt;plane_mask &amp;= ~(1 &lt;&lt; drm_plane_index(primary));</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :         intel_pre_disable_primary(&amp;intel_crtc-&gt;base);</span>
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :         intel_plane-&gt;disable_plane(primary, &amp;intel_crtc-&gt;base);</span>
<span class="lineNum">    2664 </span>            : 
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2666 </span>            : 
<span class="lineNum">    2667 </span>            : valid_fb:
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_x = 0;</span>
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_y = 0;</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_w = fb-&gt;width &lt;&lt; 16;</span>
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_h = fb-&gt;height &lt;&lt; 16;</span>
<span class="lineNum">    2672 </span>            : 
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_x = 0;</span>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_y = 0;</span>
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_w = fb-&gt;width;</span>
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_h = fb-&gt;height;</span>
<span class="lineNum">    2677 </span>            : 
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :         obj = intel_fb_obj(fb);</span>
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :         if (obj-&gt;tiling_mode != I915_TILING_NONE)</span>
<span class="lineNum">    2680 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;preserve_bios_swizzle = true;</span>
<span class="lineNum">    2681 </span>            : 
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :         drm_framebuffer_reference(fb);</span>
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :         primary-&gt;fb = primary-&gt;state-&gt;fb = fb;</span>
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :         primary-&gt;crtc = primary-&gt;state-&gt;crtc = &amp;intel_crtc-&gt;base;</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;base.state-&gt;plane_mask |= (1 &lt;&lt; drm_plane_index(primary));</span>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :         obj-&gt;frontbuffer_bits |= to_intel_plane(primary)-&gt;frontbuffer_bit;</span>
<a name="2687"><span class="lineNum">    2687 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2688 </span>            : 
<span class="lineNum">    2689 </span><span class="lineNoCov">          0 : static void i9xx_update_primary_plane(struct drm_crtc *crtc,</span>
<span class="lineNum">    2690 </span>            :                                       struct drm_framebuffer *fb,
<span class="lineNum">    2691 </span>            :                                       int x, int y)
<span class="lineNum">    2692 </span>            : {
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :         struct drm_plane *primary = crtc-&gt;primary;</span>
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :         bool visible = to_intel_plane_state(primary-&gt;state)-&gt;visible;</span>
<span class="lineNum">    2698 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         int plane = intel_crtc-&gt;plane;</span>
<span class="lineNum">    2700 </span>            :         unsigned long linear_offset;
<span class="lineNum">    2701 </span>            :         u32 dspcntr;
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         u32 reg = DSPCNTR(plane);</span>
<span class="lineNum">    2703 </span>            :         int pixel_size;
<span class="lineNum">    2704 </span>            : 
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :         if (!visible || !fb) {</span>
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, 0);</span>
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :                         I915_WRITE(DSPSURF(plane), 0);</span>
<span class="lineNum">    2709 </span>            :                 else
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :                         I915_WRITE(DSPADDR(plane), 0);</span>
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2713 </span>            :         }
<span class="lineNum">    2714 </span>            : 
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :         obj = intel_fb_obj(fb);</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :         if (WARN_ON(obj == NULL))</span>
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2718 </span>            : 
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         pixel_size = drm_format_plane_cpp(fb-&gt;pixel_format, 0);</span>
<span class="lineNum">    2720 </span>            : 
<span class="lineNum">    2721 </span>            :         dspcntr = DISPPLANE_GAMMA_ENABLE;
<span class="lineNum">    2722 </span>            : 
<span class="lineNum">    2723 </span>            :         dspcntr |= DISPLAY_PLANE_ENABLE;
<span class="lineNum">    2724 </span>            : 
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 4) {</span>
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;pipe == PIPE_B)</span>
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                         dspcntr |= DISPPLANE_SEL_PIPE_B;</span>
<span class="lineNum">    2728 </span>            : 
<span class="lineNum">    2729 </span>            :                 /* pipesrc and dspsize control the size that is scaled from,
<span class="lineNum">    2730 </span>            :                  * which should always be the user's requested size.
<span class="lineNum">    2731 </span>            :                  */
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPSIZE(plane),</span>
<span class="lineNum">    2733 </span>            :                            ((intel_crtc-&gt;config-&gt;pipe_src_h - 1) &lt;&lt; 16) |
<span class="lineNum">    2734 </span>            :                            (intel_crtc-&gt;config-&gt;pipe_src_w - 1));
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPPOS(plane), 0);</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev) &amp;&amp; plane == PLANE_B) {</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :                 I915_WRITE(PRIMSIZE(plane),</span>
<span class="lineNum">    2738 </span>            :                            ((intel_crtc-&gt;config-&gt;pipe_src_h - 1) &lt;&lt; 16) |
<span class="lineNum">    2739 </span>            :                            (intel_crtc-&gt;config-&gt;pipe_src_w - 1));
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :                 I915_WRITE(PRIMPOS(plane), 0);</span>
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :                 I915_WRITE(PRIMCNSTALPHA(plane), 0);</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2743 </span>            : 
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :         switch (fb-&gt;pixel_format) {</span>
<span class="lineNum">    2745 </span>            :         case DRM_FORMAT_C8:
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_8BPP;</span>
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2748 </span>            :         case DRM_FORMAT_XRGB1555:
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_BGRX555;</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2751 </span>            :         case DRM_FORMAT_RGB565:
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_BGRX565;</span>
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2754 </span>            :         case DRM_FORMAT_XRGB8888:
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_BGRX888;</span>
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2757 </span>            :         case DRM_FORMAT_XBGR8888:
<span class="lineNum">    2758 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_RGBX888;</span>
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2760 </span>            :         case DRM_FORMAT_XRGB2101010:
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_BGRX101010;</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2763 </span>            :         case DRM_FORMAT_XBGR2101010:
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_RGBX101010;</span>
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2766 </span>            :         default:
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">    2768 </span>            :         }
<span class="lineNum">    2769 </span>            : 
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4 &amp;&amp;</span>
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :             obj-&gt;tiling_mode != I915_TILING_NONE)</span>
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_TILED;</span>
<span class="lineNum">    2773 </span>            : 
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev))</span>
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;</span>
<span class="lineNum">    2776 </span>            : 
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :         linear_offset = y * fb-&gt;pitches[0] + x * pixel_size;</span>
<span class="lineNum">    2778 </span>            : 
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;dspaddr_offset =</span>
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :                         intel_gen4_compute_page_offset(dev_priv,</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :                                                        &amp;x, &amp;y, obj-&gt;tiling_mode,</span>
<span class="lineNum">    2783 </span>            :                                                        pixel_size,
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :                                                        fb-&gt;pitches[0]);</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :                 linear_offset -= intel_crtc-&gt;dspaddr_offset;</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;dspaddr_offset = linear_offset;</span>
<span class="lineNum">    2788 </span>            :         }
<span class="lineNum">    2789 </span>            : 
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 :         if (crtc-&gt;primary-&gt;state-&gt;rotation == BIT(DRM_ROTATE_180)) {</span>
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_ROTATE_180;</span>
<span class="lineNum">    2792 </span>            : 
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :                 x += (intel_crtc-&gt;config-&gt;pipe_src_w - 1);</span>
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :                 y += (intel_crtc-&gt;config-&gt;pipe_src_h - 1);</span>
<span class="lineNum">    2795 </span>            : 
<span class="lineNum">    2796 </span>            :                 /* Finding the last pixel of the last line of the display
<span class="lineNum">    2797 </span>            :                 data and adding to linear_offset*/
<span class="lineNum">    2798 </span><span class="lineNoCov">          0 :                 linear_offset +=</span>
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :                         (intel_crtc-&gt;config-&gt;pipe_src_h - 1) * fb-&gt;pitches[0] +</span>
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :                         (intel_crtc-&gt;config-&gt;pipe_src_w - 1) * pixel_size;</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2802 </span>            : 
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;adjusted_x = x;</span>
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;adjusted_y = y;</span>
<span class="lineNum">    2805 </span>            : 
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dspcntr);</span>
<span class="lineNum">    2807 </span>            : 
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPSTRIDE(plane), fb-&gt;pitches[0]);</span>
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPSURF(plane),</span>
<span class="lineNum">    2811 </span>            :                            i915_gem_obj_ggtt_offset(obj) + intel_crtc-&gt;dspaddr_offset);
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPTILEOFF(plane), (y &lt;&lt; 16) | x);</span>
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPLINOFF(plane), linear_offset);</span>
<span class="lineNum">    2814 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset);</span>
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<a name="2817"><span class="lineNum">    2817 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2818 </span>            : 
<span class="lineNum">    2819 </span><span class="lineNoCov">          0 : static void ironlake_update_primary_plane(struct drm_crtc *crtc,</span>
<span class="lineNum">    2820 </span>            :                                           struct drm_framebuffer *fb,
<span class="lineNum">    2821 </span>            :                                           int x, int y)
<span class="lineNum">    2822 </span>            : {
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :         struct drm_plane *primary = crtc-&gt;primary;</span>
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :         bool visible = to_intel_plane_state(primary-&gt;state)-&gt;visible;</span>
<span class="lineNum">    2828 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :         int plane = intel_crtc-&gt;plane;</span>
<span class="lineNum">    2830 </span>            :         unsigned long linear_offset;
<span class="lineNum">    2831 </span>            :         u32 dspcntr;
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :         u32 reg = DSPCNTR(plane);</span>
<span class="lineNum">    2833 </span>            :         int pixel_size;
<span class="lineNum">    2834 </span>            : 
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         if (!visible || !fb) {</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, 0);</span>
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPSURF(plane), 0);</span>
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2840 </span>            :         }
<span class="lineNum">    2841 </span>            : 
<span class="lineNum">    2842 </span><span class="lineNoCov">          0 :         obj = intel_fb_obj(fb);</span>
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :         if (WARN_ON(obj == NULL))</span>
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2845 </span>            : 
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :         pixel_size = drm_format_plane_cpp(fb-&gt;pixel_format, 0);</span>
<span class="lineNum">    2847 </span>            : 
<span class="lineNum">    2848 </span>            :         dspcntr = DISPPLANE_GAMMA_ENABLE;
<span class="lineNum">    2849 </span>            : 
<span class="lineNum">    2850 </span>            :         dspcntr |= DISPLAY_PLANE_ENABLE;
<span class="lineNum">    2851 </span>            : 
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_PIPE_CSC_ENABLE;</span>
<span class="lineNum">    2854 </span>            : 
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 :         switch (fb-&gt;pixel_format) {</span>
<span class="lineNum">    2856 </span>            :         case DRM_FORMAT_C8:
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_8BPP;</span>
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2859 </span>            :         case DRM_FORMAT_RGB565:
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_BGRX565;</span>
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2862 </span>            :         case DRM_FORMAT_XRGB8888:
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_BGRX888;</span>
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2865 </span>            :         case DRM_FORMAT_XBGR8888:
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_RGBX888;</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2868 </span>            :         case DRM_FORMAT_XRGB2101010:
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_BGRX101010;</span>
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2871 </span>            :         case DRM_FORMAT_XBGR2101010:
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_RGBX101010;</span>
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2874 </span>            :         default:
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">    2876 </span>            :         }
<span class="lineNum">    2877 </span>            : 
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :         if (obj-&gt;tiling_mode != I915_TILING_NONE)</span>
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_TILED;</span>
<span class="lineNum">    2880 </span>            : 
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :         if (!IS_HASWELL(dev) &amp;&amp; !IS_BROADWELL(dev))</span>
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;</span>
<span class="lineNum">    2883 </span>            : 
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :         linear_offset = y * fb-&gt;pitches[0] + x * pixel_size;</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;dspaddr_offset =</span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :                 intel_gen4_compute_page_offset(dev_priv,</span>
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :                                                &amp;x, &amp;y, obj-&gt;tiling_mode,</span>
<span class="lineNum">    2888 </span>            :                                                pixel_size,
<span class="lineNum">    2889 </span>            :                                                fb-&gt;pitches[0]);
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         linear_offset -= intel_crtc-&gt;dspaddr_offset;</span>
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :         if (crtc-&gt;primary-&gt;state-&gt;rotation == BIT(DRM_ROTATE_180)) {</span>
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_ROTATE_180;</span>
<span class="lineNum">    2893 </span>            : 
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                 if (!IS_HASWELL(dev) &amp;&amp; !IS_BROADWELL(dev)) {</span>
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :                         x += (intel_crtc-&gt;config-&gt;pipe_src_w - 1);</span>
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                         y += (intel_crtc-&gt;config-&gt;pipe_src_h - 1);</span>
<span class="lineNum">    2897 </span>            : 
<span class="lineNum">    2898 </span>            :                         /* Finding the last pixel of the last line of the display
<span class="lineNum">    2899 </span>            :                         data and adding to linear_offset*/
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                         linear_offset +=</span>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                                 (intel_crtc-&gt;config-&gt;pipe_src_h - 1) * fb-&gt;pitches[0] +</span>
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :                                 (intel_crtc-&gt;config-&gt;pipe_src_w - 1) * pixel_size;</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2904 </span>            :         }
<span class="lineNum">    2905 </span>            : 
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;adjusted_x = x;</span>
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;adjusted_y = y;</span>
<span class="lineNum">    2908 </span>            : 
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dspcntr);</span>
<span class="lineNum">    2910 </span>            : 
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPSTRIDE(plane), fb-&gt;pitches[0]);</span>
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPSURF(plane),</span>
<span class="lineNum">    2913 </span>            :                    i915_gem_obj_ggtt_offset(obj) + intel_crtc-&gt;dspaddr_offset);
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {</span>
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPOFFSET(plane), (y &lt;&lt; 16) | x);</span>
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPTILEOFF(plane), (y &lt;&lt; 16) | x);</span>
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPLINOFF(plane), linear_offset);</span>
<span class="lineNum">    2919 </span>            :         }
<span class="lineNum">    2920 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<a name="2921"><span class="lineNum">    2921 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2922 </span>            : 
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 : u32 intel_fb_stride_alignment(struct drm_device *dev, uint64_t fb_modifier,</span>
<span class="lineNum">    2924 </span>            :                               uint32_t pixel_format)
<span class="lineNum">    2925 </span>            : {
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :         u32 bits_per_pixel = drm_format_plane_cpp(pixel_format, 0) * 8;</span>
<span class="lineNum">    2927 </span>            : 
<span class="lineNum">    2928 </span>            :         /*
<span class="lineNum">    2929 </span>            :          * The stride is either expressed as a multiple of 64 bytes
<span class="lineNum">    2930 </span>            :          * chunks for linear buffers or in number of tiles for tiled
<span class="lineNum">    2931 </span>            :          * buffers.
<span class="lineNum">    2932 </span>            :          */
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :         switch (fb_modifier) {</span>
<span class="lineNum">    2934 </span>            :         case DRM_FORMAT_MOD_NONE:
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :                 return 64;</span>
<span class="lineNum">    2936 </span>            :         case I915_FORMAT_MOD_X_TILED:
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen == 2)</span>
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :                         return 128;</span>
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :                 return 512;</span>
<span class="lineNum">    2940 </span>            :         case I915_FORMAT_MOD_Y_TILED:
<span class="lineNum">    2941 </span>            :                 /* No need to check for old gens and Y tiling since this is
<span class="lineNum">    2942 </span>            :                  * about the display engine and those will be blocked before
<span class="lineNum">    2943 </span>            :                  * we get here.
<span class="lineNum">    2944 </span>            :                  */
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :                 return 128;</span>
<span class="lineNum">    2946 </span>            :         case I915_FORMAT_MOD_Yf_TILED:
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :                 if (bits_per_pixel == 8)</span>
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :                         return 64;</span>
<span class="lineNum">    2949 </span>            :                 else
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :                         return 128;</span>
<span class="lineNum">    2951 </span>            :         default:
<span class="lineNum">    2952 </span><span class="lineNoCov">          0 :                 MISSING_CASE(fb_modifier);</span>
<span class="lineNum">    2953 </span><span class="lineNoCov">          0 :                 return 64;</span>
<span class="lineNum">    2954 </span>            :         }
<a name="2955"><span class="lineNum">    2955 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2956 </span>            : 
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 : u32 intel_plane_obj_offset(struct intel_plane *intel_plane,</span>
<span class="lineNum">    2958 </span>            :                            struct drm_i915_gem_object *obj,
<span class="lineNum">    2959 </span>            :                            unsigned int plane)
<span class="lineNum">    2960 </span>            : {
<span class="lineNum">    2961 </span>            :         const struct i915_ggtt_view *view = &amp;i915_ggtt_view_normal;
<span class="lineNum">    2962 </span>            :         struct i915_vma *vma;
<span class="lineNum">    2963 </span>            :         u64 offset;
<span class="lineNum">    2964 </span>            : 
<span class="lineNum">    2965 </span><span class="lineNoCov">          0 :         if (intel_rotation_90_or_270(intel_plane-&gt;base.state-&gt;rotation))</span>
<span class="lineNum">    2966 </span><span class="lineNoCov">          0 :                 view = &amp;i915_ggtt_view_rotated;</span>
<span class="lineNum">    2967 </span>            : 
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :         vma = i915_gem_obj_to_ggtt_view(obj, view);</span>
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :         if (WARN(!vma, &quot;ggtt vma for display object not found! (view=%u)\n&quot;,</span>
<span class="lineNum">    2970 </span>            :                 view-&gt;type))
<span class="lineNum">    2971 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    2972 </span>            : 
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :         offset = vma-&gt;node.start;</span>
<span class="lineNum">    2974 </span>            : 
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         if (plane == 1) {</span>
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 :                 offset += vma-&gt;ggtt_view.rotation_info.uv_start_page *</span>
<span class="lineNum">    2977 </span>            :                           PAGE_SIZE;
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2979 </span>            : 
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :         WARN_ON(upper_32_bits(offset));</span>
<span class="lineNum">    2981 </span>            : 
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 :         return lower_32_bits(offset);</span>
<a name="2983"><span class="lineNum">    2983 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2984 </span>            : 
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 : static void skl_detach_scaler(struct intel_crtc *intel_crtc, int id)</span>
<span class="lineNum">    2986 </span>            : {
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    2988 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2989 </span>            : 
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :         I915_WRITE(SKL_PS_CTRL(intel_crtc-&gt;pipe, id), 0);</span>
<span class="lineNum">    2991 </span><span class="lineNoCov">          0 :         I915_WRITE(SKL_PS_WIN_POS(intel_crtc-&gt;pipe, id), 0);</span>
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :         I915_WRITE(SKL_PS_WIN_SZ(intel_crtc-&gt;pipe, id), 0);</span>
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2994 </span>            : 
<span class="lineNum">    2995 </span>            : /*
<a name="2996"><span class="lineNum">    2996 </span>            :  * This function detaches (aka. unbinds) unused scalers in hardware</a>
<span class="lineNum">    2997 </span>            :  */
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 : static void skl_detach_scalers(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    2999 </span>            : {
<span class="lineNum">    3000 </span>            :         struct intel_crtc_scaler_state *scaler_state;
<span class="lineNum">    3001 </span>            :         int i;
<span class="lineNum">    3002 </span>            : 
<span class="lineNum">    3003 </span><span class="lineNoCov">          0 :         scaler_state = &amp;intel_crtc-&gt;config-&gt;scaler_state;</span>
<span class="lineNum">    3004 </span>            : 
<span class="lineNum">    3005 </span>            :         /* loop through and disable scalers that aren't in use */
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; intel_crtc-&gt;num_scalers; i++) {</span>
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :                 if (!scaler_state-&gt;scalers[i].in_use)</span>
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :                         skl_detach_scaler(intel_crtc, i);</span>
<span class="lineNum">    3009 </span>            :         }
<a name="3010"><span class="lineNum">    3010 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3011 </span>            : 
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 : u32 skl_plane_ctl_format(uint32_t pixel_format)</span>
<span class="lineNum">    3013 </span>            : {
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :         switch (pixel_format) {</span>
<span class="lineNum">    3015 </span>            :         case DRM_FORMAT_C8:
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_INDEXED;</span>
<span class="lineNum">    3017 </span>            :         case DRM_FORMAT_RGB565:
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_RGB_565;</span>
<span class="lineNum">    3019 </span>            :         case DRM_FORMAT_XBGR8888:
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX;</span>
<span class="lineNum">    3021 </span>            :         case DRM_FORMAT_XRGB8888:
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_XRGB_8888;</span>
<span class="lineNum">    3023 </span>            :         /*
<span class="lineNum">    3024 </span>            :          * XXX: For ARBG/ABGR formats we default to expecting scanout buffers
<span class="lineNum">    3025 </span>            :          * to be already pre-multiplied. We need to add a knob (or a different
<span class="lineNum">    3026 </span>            :          * DRM_FORMAT) for user-space to configure that.
<span class="lineNum">    3027 </span>            :          */
<span class="lineNum">    3028 </span>            :         case DRM_FORMAT_ABGR8888:
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX |</span>
<span class="lineNum">    3030 </span>            :                         PLANE_CTL_ALPHA_SW_PREMULTIPLY;
<span class="lineNum">    3031 </span>            :         case DRM_FORMAT_ARGB8888:
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_XRGB_8888 |</span>
<span class="lineNum">    3033 </span>            :                         PLANE_CTL_ALPHA_SW_PREMULTIPLY;
<span class="lineNum">    3034 </span>            :         case DRM_FORMAT_XRGB2101010:
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_XRGB_2101010;</span>
<span class="lineNum">    3036 </span>            :         case DRM_FORMAT_XBGR2101010:
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_ORDER_RGBX | PLANE_CTL_FORMAT_XRGB_2101010;</span>
<span class="lineNum">    3038 </span>            :         case DRM_FORMAT_YUYV:
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YUYV;</span>
<span class="lineNum">    3040 </span>            :         case DRM_FORMAT_YVYU:
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YVYU;</span>
<span class="lineNum">    3042 </span>            :         case DRM_FORMAT_UYVY:
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_UYVY;</span>
<span class="lineNum">    3044 </span>            :         case DRM_FORMAT_VYUY:
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_VYUY;</span>
<span class="lineNum">    3046 </span>            :         default:
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :                 MISSING_CASE(pixel_format);</span>
<span class="lineNum">    3048 </span>            :         }
<span class="lineNum">    3049 </span>            : 
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3051"><span class="lineNum">    3051 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3052 </span>            : 
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 : u32 skl_plane_ctl_tiling(uint64_t fb_modifier)</span>
<span class="lineNum">    3054 </span>            : {
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :         switch (fb_modifier) {</span>
<span class="lineNum">    3056 </span>            :         case DRM_FORMAT_MOD_NONE:
<span class="lineNum">    3057 </span>            :                 break;
<span class="lineNum">    3058 </span>            :         case I915_FORMAT_MOD_X_TILED:
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_TILED_X;</span>
<span class="lineNum">    3060 </span>            :         case I915_FORMAT_MOD_Y_TILED:
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_TILED_Y;</span>
<span class="lineNum">    3062 </span>            :         case I915_FORMAT_MOD_Yf_TILED:
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_TILED_YF;</span>
<span class="lineNum">    3064 </span>            :         default:
<span class="lineNum">    3065 </span><span class="lineNoCov">          0 :                 MISSING_CASE(fb_modifier);</span>
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3067 </span>            : 
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3069"><span class="lineNum">    3069 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3070 </span>            : 
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 : u32 skl_plane_ctl_rotation(unsigned int rotation)</span>
<span class="lineNum">    3072 </span>            : {
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :         switch (rotation) {</span>
<span class="lineNum">    3074 </span>            :         case BIT(DRM_ROTATE_0):
<span class="lineNum">    3075 </span>            :                 break;
<span class="lineNum">    3076 </span>            :         /*
<span class="lineNum">    3077 </span>            :          * DRM_ROTATE_ is counter clockwise to stay compatible with Xrandr
<span class="lineNum">    3078 </span>            :          * while i915 HW rotation is clockwise, thats why this swapping.
<span class="lineNum">    3079 </span>            :          */
<span class="lineNum">    3080 </span>            :         case BIT(DRM_ROTATE_90):
<span class="lineNum">    3081 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_ROTATE_270;</span>
<span class="lineNum">    3082 </span>            :         case BIT(DRM_ROTATE_180):
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_ROTATE_180;</span>
<span class="lineNum">    3084 </span>            :         case BIT(DRM_ROTATE_270):
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :                 return PLANE_CTL_ROTATE_90;</span>
<span class="lineNum">    3086 </span>            :         default:
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :                 MISSING_CASE(rotation);</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3089 </span>            : 
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3091"><span class="lineNum">    3091 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3092 </span>            : 
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 : static void skylake_update_primary_plane(struct drm_crtc *crtc,</span>
<span class="lineNum">    3094 </span>            :                                          struct drm_framebuffer *fb,
<span class="lineNum">    3095 </span>            :                                          int x, int y)
<span class="lineNum">    3096 </span>            : {
<span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :         struct drm_plane *plane = crtc-&gt;primary;</span>
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :         bool visible = to_intel_plane_state(plane-&gt;state)-&gt;visible;</span>
<span class="lineNum">    3102 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">    3103 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3104 </span>            :         u32 plane_ctl, stride_div, stride;
<span class="lineNum">    3105 </span>            :         u32 tile_height, plane_offset, plane_size;
<span class="lineNum">    3106 </span>            :         unsigned int rotation;
<span class="lineNum">    3107 </span>            :         int x_offset, y_offset;
<span class="lineNum">    3108 </span>            :         u32 surf_addr;
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         struct intel_crtc_state *crtc_state = intel_crtc-&gt;config;</span>
<span class="lineNum">    3110 </span>            :         struct intel_plane_state *plane_state;
<span class="lineNum">    3111 </span>            :         int src_x = 0, src_y = 0, src_w = 0, src_h = 0;
<span class="lineNum">    3112 </span>            :         int dst_x = 0, dst_y = 0, dst_w = 0, dst_h = 0;
<span class="lineNum">    3113 </span>            :         int scaler_id = -1;
<span class="lineNum">    3114 </span>            : 
<span class="lineNum">    3115 </span>            :         plane_state = to_intel_plane_state(plane-&gt;state);
<span class="lineNum">    3116 </span>            : 
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :         if (!visible || !fb) {</span>
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :                 I915_WRITE(PLANE_CTL(pipe, 0), 0);</span>
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :                 I915_WRITE(PLANE_SURF(pipe, 0), 0);</span>
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :                 POSTING_READ(PLANE_CTL(pipe, 0));</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3122 </span>            :         }
<span class="lineNum">    3123 </span>            : 
<span class="lineNum">    3124 </span>            :         plane_ctl = PLANE_CTL_ENABLE |
<span class="lineNum">    3125 </span>            :                     PLANE_CTL_PIPE_GAMMA_ENABLE |
<span class="lineNum">    3126 </span>            :                     PLANE_CTL_PIPE_CSC_ENABLE;
<span class="lineNum">    3127 </span>            : 
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         plane_ctl |= skl_plane_ctl_format(fb-&gt;pixel_format);</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :         plane_ctl |= skl_plane_ctl_tiling(fb-&gt;modifier[0]);</span>
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :         plane_ctl |= PLANE_CTL_PLANE_GAMMA_DISABLE;</span>
<span class="lineNum">    3131 </span>            : 
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :         rotation = plane-&gt;state-&gt;rotation;</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :         plane_ctl |= skl_plane_ctl_rotation(rotation);</span>
<span class="lineNum">    3134 </span>            : 
<span class="lineNum">    3135 </span><span class="lineNoCov">          0 :         obj = intel_fb_obj(fb);</span>
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 :         stride_div = intel_fb_stride_alignment(dev, fb-&gt;modifier[0],</span>
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :                                                fb-&gt;pixel_format);</span>
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 :         surf_addr = intel_plane_obj_offset(to_intel_plane(plane), obj, 0);</span>
<span class="lineNum">    3139 </span>            : 
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :         WARN_ON(drm_rect_width(&amp;plane_state-&gt;src) == 0);</span>
<span class="lineNum">    3141 </span>            : 
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :         scaler_id = plane_state-&gt;scaler_id;</span>
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :         src_x = plane_state-&gt;src.x1 &gt;&gt; 16;</span>
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 :         src_y = plane_state-&gt;src.y1 &gt;&gt; 16;</span>
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :         src_w = drm_rect_width(&amp;plane_state-&gt;src) &gt;&gt; 16;</span>
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :         src_h = drm_rect_height(&amp;plane_state-&gt;src) &gt;&gt; 16;</span>
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :         dst_x = plane_state-&gt;dst.x1;</span>
<span class="lineNum">    3148 </span><span class="lineNoCov">          0 :         dst_y = plane_state-&gt;dst.y1;</span>
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :         dst_w = drm_rect_width(&amp;plane_state-&gt;dst);</span>
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :         dst_h = drm_rect_height(&amp;plane_state-&gt;dst);</span>
<span class="lineNum">    3151 </span>            : 
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 :         WARN_ON(x != src_x || y != src_y);</span>
<span class="lineNum">    3153 </span>            : 
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         if (intel_rotation_90_or_270(rotation)) {</span>
<span class="lineNum">    3155 </span>            :                 /* stride = Surface height in tiles */
<span class="lineNum">    3156 </span><span class="lineNoCov">          0 :                 tile_height = intel_tile_height(dev, fb-&gt;pixel_format,</span>
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :                                                 fb-&gt;modifier[0], 0);</span>
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :                 stride = DIV_ROUND_UP(fb-&gt;height, tile_height);</span>
<span class="lineNum">    3159 </span><span class="lineNoCov">          0 :                 x_offset = stride * tile_height - y - src_h;</span>
<span class="lineNum">    3160 </span>            :                 y_offset = x;
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :                 plane_size = (src_w - 1) &lt;&lt; 16 | (src_h - 1);</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :                 stride = fb-&gt;pitches[0] / stride_div;</span>
<span class="lineNum">    3164 </span>            :                 x_offset = x;
<span class="lineNum">    3165 </span>            :                 y_offset = y;
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :                 plane_size = (src_h - 1) &lt;&lt; 16 | (src_w - 1);</span>
<span class="lineNum">    3167 </span>            :         }
<span class="lineNum">    3168 </span><span class="lineNoCov">          0 :         plane_offset = y_offset &lt;&lt; 16 | x_offset;</span>
<span class="lineNum">    3169 </span>            : 
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;adjusted_x = x_offset;</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;adjusted_y = y_offset;</span>
<span class="lineNum">    3172 </span>            : 
<span class="lineNum">    3173 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_CTL(pipe, 0), plane_ctl);</span>
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_OFFSET(pipe, 0), plane_offset);</span>
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_SIZE(pipe, 0), plane_size);</span>
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_STRIDE(pipe, 0), stride);</span>
<span class="lineNum">    3177 </span>            : 
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :         if (scaler_id &gt;= 0) {</span>
<span class="lineNum">    3179 </span>            :                 uint32_t ps_ctrl = 0;
<span class="lineNum">    3180 </span>            : 
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :                 WARN_ON(!dst_w || !dst_h);</span>
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :                 ps_ctrl = PS_SCALER_EN | PS_PLANE_SEL(0) |</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :                         crtc_state-&gt;scaler_state.scalers[scaler_id].mode;</span>
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :                 I915_WRITE(SKL_PS_CTRL(pipe, scaler_id), ps_ctrl);</span>
<span class="lineNum">    3185 </span><span class="lineNoCov">          0 :                 I915_WRITE(SKL_PS_PWR_GATE(pipe, scaler_id), 0);</span>
<span class="lineNum">    3186 </span><span class="lineNoCov">          0 :                 I915_WRITE(SKL_PS_WIN_POS(pipe, scaler_id), (dst_x &lt;&lt; 16) | dst_y);</span>
<span class="lineNum">    3187 </span><span class="lineNoCov">          0 :                 I915_WRITE(SKL_PS_WIN_SZ(pipe, scaler_id), (dst_w &lt;&lt; 16) | dst_h);</span>
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 :                 I915_WRITE(PLANE_POS(pipe, 0), 0);</span>
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :                 I915_WRITE(PLANE_POS(pipe, 0), (dst_y &lt;&lt; 16) | dst_x);</span>
<span class="lineNum">    3191 </span>            :         }
<span class="lineNum">    3192 </span>            : 
<span class="lineNum">    3193 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_SURF(pipe, 0), surf_addr);</span>
<span class="lineNum">    3194 </span>            : 
<span class="lineNum">    3195 </span><span class="lineNoCov">          0 :         POSTING_READ(PLANE_SURF(pipe, 0));</span>
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3197 </span>            : 
<a name="3198"><span class="lineNum">    3198 </span>            : /* Assume fb object is pinned &amp; idle &amp; fenced and just update base pointers */</a>
<span class="lineNum">    3199 </span>            : static int
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 : intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,</span>
<span class="lineNum">    3201 </span>            :                            int x, int y, enum mode_set_atomic state)
<span class="lineNum">    3202 </span>            : {
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3204 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3205 </span>            : 
<span class="lineNum">    3206 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;fbc.disable_fbc)</span>
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fbc.disable_fbc(dev_priv);</span>
<span class="lineNum">    3208 </span>            : 
<span class="lineNum">    3209 </span><span class="lineNoCov">          0 :         dev_priv-&gt;display.update_primary_plane(crtc, fb, x, y);</span>
<span class="lineNum">    3210 </span>            : 
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3212"><span class="lineNum">    3212 </span>            : }</a>
<span class="lineNum">    3213 </span>            : 
<span class="lineNum">    3214 </span><span class="lineNoCov">          0 : static void intel_complete_page_flips(struct drm_device *dev)</span>
<span class="lineNum">    3215 </span>            : {
<span class="lineNum">    3216 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    3217 </span>            : 
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, crtc) {</span>
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :                 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :                 enum plane plane = intel_crtc-&gt;plane;</span>
<span class="lineNum">    3221 </span>            : 
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :                 intel_prepare_page_flip(dev, plane);</span>
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :                 intel_finish_page_flip_plane(dev, plane);</span>
<span class="lineNum">    3224 </span>            :         }
<a name="3225"><span class="lineNum">    3225 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3226 </span>            : 
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 : static void intel_update_primary_planes(struct drm_device *dev)</span>
<span class="lineNum">    3228 </span>            : {
<span class="lineNum">    3229 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    3230 </span>            : 
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, crtc) {</span>
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :                 struct intel_plane *plane = to_intel_plane(crtc-&gt;primary);</span>
<span class="lineNum">    3233 </span>            :                 struct intel_plane_state *plane_state;
<span class="lineNum">    3234 </span>            : 
<span class="lineNum">    3235 </span><span class="lineNoCov">          0 :                 drm_modeset_lock_crtc(crtc, &amp;plane-&gt;base);</span>
<span class="lineNum">    3236 </span>            : 
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :                 plane_state = to_intel_plane_state(plane-&gt;base.state);</span>
<span class="lineNum">    3238 </span>            : 
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :                 if (plane_state-&gt;base.fb)</span>
<span class="lineNum">    3240 </span><span class="lineNoCov">          0 :                         plane-&gt;commit_plane(&amp;plane-&gt;base, plane_state);</span>
<span class="lineNum">    3241 </span>            : 
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :                 drm_modeset_unlock_crtc(crtc);</span>
<span class="lineNum">    3243 </span>            :         }
<a name="3244"><span class="lineNum">    3244 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3245 </span>            : 
<span class="lineNum">    3246 </span><span class="lineNoCov">          0 : void intel_prepare_reset(struct drm_device *dev)</span>
<span class="lineNum">    3247 </span>            : {
<span class="lineNum">    3248 </span>            :         /* no reset support for gen2 */
<span class="lineNum">    3249 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    3250 </span>            :                 return;
<span class="lineNum">    3251 </span>            : 
<span class="lineNum">    3252 </span>            :         /* reset doesn't touch the display */
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5 || IS_G4X(dev))</span>
<span class="lineNum">    3254 </span>            :                 return;
<span class="lineNum">    3255 </span>            : 
<span class="lineNum">    3256 </span><span class="lineNoCov">          0 :         drm_modeset_lock_all(dev);</span>
<span class="lineNum">    3257 </span>            :         /*
<span class="lineNum">    3258 </span>            :          * Disabling the crtcs gracefully seems nicer. Also the
<span class="lineNum">    3259 </span>            :          * g33 docs say we should at least disable all the planes.
<span class="lineNum">    3260 </span>            :          */
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :         intel_display_suspend(dev);</span>
<a name="3262"><span class="lineNum">    3262 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3263 </span>            : 
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 : void intel_finish_reset(struct drm_device *dev)</span>
<span class="lineNum">    3265 </span>            : {
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    3267 </span>            : 
<span class="lineNum">    3268 </span>            :         /*
<span class="lineNum">    3269 </span>            :          * Flips in the rings will be nuked by the reset,
<span class="lineNum">    3270 </span>            :          * so complete all pending flips so that user space
<span class="lineNum">    3271 </span>            :          * will get its events and not get stuck.
<span class="lineNum">    3272 </span>            :          */
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :         intel_complete_page_flips(dev);</span>
<span class="lineNum">    3274 </span>            : 
<span class="lineNum">    3275 </span>            :         /* no reset support for gen2 */
<span class="lineNum">    3276 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3278 </span>            : 
<span class="lineNum">    3279 </span>            :         /* reset doesn't touch the display */
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5 || IS_G4X(dev)) {</span>
<span class="lineNum">    3281 </span>            :                 /*
<span class="lineNum">    3282 </span>            :                  * Flips in the rings have been nuked by the reset,
<span class="lineNum">    3283 </span>            :                  * so update the base address of all primary
<span class="lineNum">    3284 </span>            :                  * planes to the the last fb to make sure we're
<span class="lineNum">    3285 </span>            :                  * showing the correct fb after a reset.
<span class="lineNum">    3286 </span>            :                  *
<span class="lineNum">    3287 </span>            :                  * FIXME: Atomic will make this obsolete since we won't schedule
<span class="lineNum">    3288 </span>            :                  * CS-based flips (which might get lost in gpu resets) any more.
<span class="lineNum">    3289 </span>            :                  */
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :                 intel_update_primary_planes(dev);</span>
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3292 </span>            :         }
<span class="lineNum">    3293 </span>            : 
<span class="lineNum">    3294 </span>            :         /*
<span class="lineNum">    3295 </span>            :          * The display has been reset as well,
<span class="lineNum">    3296 </span>            :          * so need a full re-initialization.
<span class="lineNum">    3297 </span>            :          */
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         intel_runtime_pm_disable_interrupts(dev_priv);</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :         intel_runtime_pm_enable_interrupts(dev_priv);</span>
<span class="lineNum">    3300 </span>            : 
<span class="lineNum">    3301 </span><span class="lineNoCov">          0 :         intel_modeset_init_hw(dev);</span>
<span class="lineNum">    3302 </span>            : 
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display.hpd_irq_setup)</span>
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.hpd_irq_setup(dev);</span>
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    3307 </span>            : 
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :         intel_display_resume(dev);</span>
<span class="lineNum">    3309 </span>            : 
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         intel_hpd_init(dev_priv);</span>
<span class="lineNum">    3311 </span>            : 
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :         drm_modeset_unlock_all(dev);</span>
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 : }</span>
<a name="3314"><span class="lineNum">    3314 </span>            : </a>
<span class="lineNum">    3315 </span>            : static void
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 : intel_finish_fb(struct drm_framebuffer *old_fb)</span>
<span class="lineNum">    3317 </span>            : {
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(old_fb);</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(obj-&gt;base.dev);</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         bool was_interruptible = dev_priv-&gt;mm.interruptible;</span>
<span class="lineNum">    3321 </span>            :         int ret;
<span class="lineNum">    3322 </span>            : 
<span class="lineNum">    3323 </span>            :         /* Big Hammer, we also need to ensure that any pending
<span class="lineNum">    3324 </span>            :          * MI_WAIT_FOR_EVENT inside a user batch buffer on the
<span class="lineNum">    3325 </span>            :          * current scanout is retired before unpinning the old
<span class="lineNum">    3326 </span>            :          * framebuffer. Note that we rely on userspace rendering
<span class="lineNum">    3327 </span>            :          * into the buffer attached to the pipe they are waiting
<span class="lineNum">    3328 </span>            :          * on. If not, userspace generates a GPU hang with IPEHR
<span class="lineNum">    3329 </span>            :          * point to the MI_WAIT_FOR_EVENT.
<span class="lineNum">    3330 </span>            :          *
<span class="lineNum">    3331 </span>            :          * This should only fail upon a hung GPU, in which case we
<span class="lineNum">    3332 </span>            :          * can safely continue.
<span class="lineNum">    3333 </span>            :          */
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.interruptible = false;</span>
<span class="lineNum">    3335 </span><span class="lineNoCov">          0 :         ret = i915_gem_object_wait_rendering(obj, true);</span>
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.interruptible = was_interruptible;</span>
<span class="lineNum">    3337 </span>            : 
<span class="lineNum">    3338 </span><span class="lineNoCov">          0 :         WARN_ON(ret);</span>
<a name="3339"><span class="lineNum">    3339 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3340 </span>            : 
<span class="lineNum">    3341 </span><span class="lineNoCov">          0 : static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)</span>
<span class="lineNum">    3342 </span>            : {
<span class="lineNum">    3343 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3346 </span>            :         bool pending;
<span class="lineNum">    3347 </span>            : 
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :         if (i915_reset_in_progress(&amp;dev_priv-&gt;gpu_error) ||</span>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :             intel_crtc-&gt;reset_counter != atomic_read(&amp;dev_priv-&gt;gpu_error.reset_counter))</span>
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">    3353 </span><span class="lineNoCov">          0 :         pending = to_intel_crtc(crtc)-&gt;unpin_work != NULL;</span>
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">    3355 </span>            : 
<span class="lineNum">    3356 </span><span class="lineNoCov">          0 :         return pending;</span>
<a name="3357"><span class="lineNum">    3357 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3358 </span>            : 
<span class="lineNum">    3359 </span><span class="lineNoCov">          0 : static void intel_update_pipe_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    3360 </span>            :                                      struct intel_crtc_state *old_crtc_state)
<span class="lineNum">    3361 </span>            : {
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3364 </span>            :         struct intel_crtc_state *pipe_config =
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                 to_intel_crtc_state(crtc-&gt;base.state);</span>
<span class="lineNum">    3366 </span>            : 
<span class="lineNum">    3367 </span>            :         /* drm_atomic_helper_update_legacy_modeset_state might not be called. */
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :         crtc-&gt;base.mode = crtc-&gt;base.state-&gt;mode;</span>
<span class="lineNum">    3369 </span>            : 
<span class="lineNum">    3370 </span>            :         DRM_DEBUG_KMS(&quot;Updating pipe size %ix%i -&gt; %ix%i\n&quot;,
<span class="lineNum">    3371 </span>            :                       old_crtc_state-&gt;pipe_src_w, old_crtc_state-&gt;pipe_src_h,
<span class="lineNum">    3372 </span>            :                       pipe_config-&gt;pipe_src_w, pipe_config-&gt;pipe_src_h);
<span class="lineNum">    3373 </span>            : 
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev))</span>
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :                 intel_set_pipe_csc(&amp;crtc-&gt;base);</span>
<span class="lineNum">    3376 </span>            : 
<span class="lineNum">    3377 </span>            :         /*
<span class="lineNum">    3378 </span>            :          * Update pipe size and adjust fitter if needed: the reason for this is
<span class="lineNum">    3379 </span>            :          * that in compute_mode_changes we check the native mode (not the pfit
<span class="lineNum">    3380 </span>            :          * mode) to see if we can flip rather than do a full mode set. In the
<span class="lineNum">    3381 </span>            :          * fastboot case, we'll flip, but if we don't update the pipesrc and
<span class="lineNum">    3382 </span>            :          * pfit state, we'll end up with a big fb scanned out into the wrong
<span class="lineNum">    3383 </span>            :          * sized surface.
<span class="lineNum">    3384 </span>            :          */
<span class="lineNum">    3385 </span>            : 
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPESRC(crtc-&gt;pipe),</span>
<span class="lineNum">    3387 </span>            :                    ((pipe_config-&gt;pipe_src_w - 1) &lt;&lt; 16) |
<span class="lineNum">    3388 </span>            :                    (pipe_config-&gt;pipe_src_h - 1));
<span class="lineNum">    3389 </span>            : 
<span class="lineNum">    3390 </span>            :         /* on skylake this is done by detaching scalers */
<span class="lineNum">    3391 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :                 skl_detach_scalers(crtc);</span>
<span class="lineNum">    3393 </span>            : 
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :                 if (pipe_config-&gt;pch_pfit.enabled)</span>
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                         skylake_pfit_enable(crtc);</span>
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :         } else if (HAS_PCH_SPLIT(dev)) {</span>
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :                 if (pipe_config-&gt;pch_pfit.enabled)</span>
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                         ironlake_pfit_enable(crtc);</span>
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                 else if (old_crtc_state-&gt;pch_pfit.enabled)</span>
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :                         ironlake_pfit_disable(crtc, true);</span>
<span class="lineNum">    3401 </span>            :         }
<a name="3402"><span class="lineNum">    3402 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3403 </span>            : 
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 : static void intel_fdi_normal_train(struct drm_crtc *crtc)</span>
<span class="lineNum">    3405 </span>            : {
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3407 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3410 </span>            :         u32 reg, temp;
<span class="lineNum">    3411 </span>            : 
<span class="lineNum">    3412 </span>            :         /* enable normal train */
<span class="lineNum">    3413 </span><span class="lineNoCov">          0 :         reg = FDI_TX_CTL(pipe);</span>
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3415 </span><span class="lineNoCov">          0 :         if (IS_IVYBRIDGE(dev)) {</span>
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_NONE_IVB;</span>
<span class="lineNum">    3417 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;</span>
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3420 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;</span>
<span class="lineNum">    3421 </span>            :         }
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3423 </span>            : 
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :         reg = FDI_RX_CTL(pipe);</span>
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">    3427 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;</span>
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_NORMAL_CPT;</span>
<span class="lineNum">    3429 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3431 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3432 </span>            :         }
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);</span>
<span class="lineNum">    3434 </span>            : 
<span class="lineNum">    3435 </span>            :         /* wait one idle pattern time */
<span class="lineNum">    3436 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 :         udelay(1000);</span>
<span class="lineNum">    3438 </span>            : 
<span class="lineNum">    3439 </span>            :         /* IVB wants error correction enabled */
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :         if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |</span>
<span class="lineNum">    3442 </span>            :                            FDI_FE_ERRC_ENABLE);
<span class="lineNum">    3443 </span><span class="lineNoCov">          0 : }</span>
<a name="3444"><span class="lineNum">    3444 </span>            : </a>
<span class="lineNum">    3445 </span>            : /* The FDI link training functions for ILK/Ibexpeak. */
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 : static void ironlake_fdi_link_train(struct drm_crtc *crtc)</span>
<span class="lineNum">    3447 </span>            : {
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3449 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3452 </span>            :         u32 reg, temp, tries;
<span class="lineNum">    3453 </span>            : 
<span class="lineNum">    3454 </span>            :         /* FDI needs bits from pipe first */
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :         assert_pipe_enabled(dev_priv, pipe);</span>
<span class="lineNum">    3456 </span>            : 
<span class="lineNum">    3457 </span>            :         /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
<span class="lineNum">    3458 </span>            :            for train result */
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :         reg = FDI_RX_IMR(pipe);</span>
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3461 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_RX_SYMBOL_LOCK;</span>
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_RX_BIT_LOCK;</span>
<span class="lineNum">    3463 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :         I915_READ(reg);</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    3466 </span>            : 
<span class="lineNum">    3467 </span>            :         /* enable CPU FDI TX and PCH FDI RX */
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :         reg = FDI_TX_CTL(pipe);</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_DP_PORT_WIDTH_MASK;</span>
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :         temp |= FDI_DP_PORT_WIDTH(intel_crtc-&gt;config-&gt;fdi_lanes);</span>
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3473 </span>            :         temp |= FDI_LINK_TRAIN_PATTERN_1;
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp | FDI_TX_ENABLE);</span>
<span class="lineNum">    3475 </span>            : 
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :         reg = FDI_RX_CTL(pipe);</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3479 </span>            :         temp |= FDI_LINK_TRAIN_PATTERN_1;
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp | FDI_RX_ENABLE);</span>
<span class="lineNum">    3481 </span>            : 
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    3484 </span>            : 
<span class="lineNum">    3485 </span>            :         /* Ironlake workaround, enable clock pointer after FDI enable*/
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);</span>
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |</span>
<span class="lineNum">    3488 </span>            :                    FDI_RX_PHASE_SYNC_POINTER_EN);
<span class="lineNum">    3489 </span>            : 
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :         reg = FDI_RX_IIR(pipe);</span>
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :         for (tries = 0; tries &lt; 5; tries++) {</span>
<span class="lineNum">    3492 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3493 </span>            :                 DRM_DEBUG_KMS(&quot;FDI_RX_IIR 0x%x\n&quot;, temp);
<span class="lineNum">    3494 </span>            : 
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :                 if ((temp &amp; FDI_RX_BIT_LOCK)) {</span>
<span class="lineNum">    3496 </span>            :                         DRM_DEBUG_KMS(&quot;FDI train 1 done.\n&quot;);
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :                         I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);</span>
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3499 </span>            :                 }
<span class="lineNum">    3500 </span>            :         }
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :         if (tries == 5)</span>
<span class="lineNum">    3502 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;FDI train 1 fail!\n&quot;);</span>
<span class="lineNum">    3503 </span>            : 
<span class="lineNum">    3504 </span>            :         /* Train 2 */
<span class="lineNum">    3505 </span>            :         reg = FDI_TX_CTL(pipe);
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         temp |= FDI_LINK_TRAIN_PATTERN_2;</span>
<span class="lineNum">    3509 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3510 </span>            : 
<span class="lineNum">    3511 </span>            :         reg = FDI_RX_CTL(pipe);
<span class="lineNum">    3512 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :         temp |= FDI_LINK_TRAIN_PATTERN_2;</span>
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3516 </span>            : 
<span class="lineNum">    3517 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    3519 </span>            : 
<span class="lineNum">    3520 </span>            :         reg = FDI_RX_IIR(pipe);
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :         for (tries = 0; tries &lt; 5; tries++) {</span>
<span class="lineNum">    3522 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3523 </span>            :                 DRM_DEBUG_KMS(&quot;FDI_RX_IIR 0x%x\n&quot;, temp);
<span class="lineNum">    3524 </span>            : 
<span class="lineNum">    3525 </span><span class="lineNoCov">          0 :                 if (temp &amp; FDI_RX_SYMBOL_LOCK) {</span>
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 :                         I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);</span>
<span class="lineNum">    3527 </span>            :                         DRM_DEBUG_KMS(&quot;FDI train 2 done.\n&quot;);
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3529 </span>            :                 }
<span class="lineNum">    3530 </span>            :         }
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :         if (tries == 5)</span>
<span class="lineNum">    3532 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;FDI train 2 fail!\n&quot;);</span>
<span class="lineNum">    3533 </span>            : 
<span class="lineNum">    3534 </span>            :         DRM_DEBUG_KMS(&quot;FDI train done\n&quot;);
<span class="lineNum">    3535 </span>            : 
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3537 </span>            : 
<span class="lineNum">    3538 </span>            : static const int snb_b_fdi_train_param[] = {
<span class="lineNum">    3539 </span>            :         FDI_LINK_TRAIN_400MV_0DB_SNB_B,
<span class="lineNum">    3540 </span>            :         FDI_LINK_TRAIN_400MV_6DB_SNB_B,
<span class="lineNum">    3541 </span>            :         FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
<span class="lineNum">    3542 </span>            :         FDI_LINK_TRAIN_800MV_0DB_SNB_B,
<span class="lineNum">    3543 </span>            : };
<a name="3544"><span class="lineNum">    3544 </span>            : </a>
<span class="lineNum">    3545 </span>            : /* The FDI link training functions for SNB/Cougarpoint. */
<span class="lineNum">    3546 </span><span class="lineNoCov">          0 : static void gen6_fdi_link_train(struct drm_crtc *crtc)</span>
<span class="lineNum">    3547 </span>            : {
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3552 </span>            :         u32 reg, temp, i, retry;
<span class="lineNum">    3553 </span>            : 
<span class="lineNum">    3554 </span>            :         /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
<span class="lineNum">    3555 </span>            :            for train result */
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :         reg = FDI_RX_IMR(pipe);</span>
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_RX_SYMBOL_LOCK;</span>
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_RX_BIT_LOCK;</span>
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3561 </span>            : 
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    3564 </span>            : 
<span class="lineNum">    3565 </span>            :         /* enable CPU FDI TX and PCH FDI RX */
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :         reg = FDI_TX_CTL(pipe);</span>
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_DP_PORT_WIDTH_MASK;</span>
<span class="lineNum">    3569 </span><span class="lineNoCov">          0 :         temp |= FDI_DP_PORT_WIDTH(intel_crtc-&gt;config-&gt;fdi_lanes);</span>
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3571 </span>            :         temp |= FDI_LINK_TRAIN_PATTERN_1;
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_VOL_EMP_MASK;</span>
<span class="lineNum">    3573 </span>            :         /* SNB-B */
<span class="lineNum">    3574 </span>            :         temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp | FDI_TX_ENABLE);</span>
<span class="lineNum">    3576 </span>            : 
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_MISC(pipe),</span>
<span class="lineNum">    3578 </span>            :                    FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
<span class="lineNum">    3579 </span>            : 
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :         reg = FDI_RX_CTL(pipe);</span>
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;</span>
<span class="lineNum">    3584 </span>            :                 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3587 </span>            :                 temp |= FDI_LINK_TRAIN_PATTERN_1;
<span class="lineNum">    3588 </span>            :         }
<span class="lineNum">    3589 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp | FDI_RX_ENABLE);</span>
<span class="lineNum">    3590 </span>            : 
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    3593 </span>            : 
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">    3595 </span>            :                 reg = FDI_TX_CTL(pipe);
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_VOL_EMP_MASK;</span>
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :                 temp |= snb_b_fdi_train_param[i];</span>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp);</span>
<span class="lineNum">    3600 </span>            : 
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :                 udelay(500);</span>
<span class="lineNum">    3603 </span>            : 
<span class="lineNum">    3604 </span><span class="lineNoCov">          0 :                 for (retry = 0; retry &lt; 5; retry++) {</span>
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :                         reg = FDI_RX_IIR(pipe);</span>
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :                         temp = I915_READ(reg);</span>
<span class="lineNum">    3607 </span>            :                         DRM_DEBUG_KMS(&quot;FDI_RX_IIR 0x%x\n&quot;, temp);
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :                         if (temp &amp; FDI_RX_BIT_LOCK) {</span>
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :                                 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);</span>
<span class="lineNum">    3610 </span>            :                                 DRM_DEBUG_KMS(&quot;FDI train 1 done.\n&quot;);
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3612 </span>            :                         }
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :                         udelay(50);</span>
<span class="lineNum">    3614 </span>            :                 }
<span class="lineNum">    3615 </span><span class="lineNoCov">          0 :                 if (retry &lt; 5)</span>
<span class="lineNum">    3616 </span>            :                         break;
<span class="lineNum">    3617 </span>            :         }
<span class="lineNum">    3618 </span><span class="lineNoCov">          0 :         if (i == 4)</span>
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;FDI train 1 fail!\n&quot;);</span>
<span class="lineNum">    3620 </span>            : 
<span class="lineNum">    3621 </span>            :         /* Train 2 */
<span class="lineNum">    3622 </span>            :         reg = FDI_TX_CTL(pipe);
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :         temp |= FDI_LINK_TRAIN_PATTERN_2;</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :         if (IS_GEN6(dev)) {</span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_VOL_EMP_MASK;</span>
<span class="lineNum">    3628 </span>            :                 /* SNB-B */
<span class="lineNum">    3629 </span>            :                 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3632 </span>            : 
<span class="lineNum">    3633 </span>            :         reg = FDI_RX_CTL(pipe);
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;</span>
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;</span>
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3639 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_PATTERN_2;</span>
<span class="lineNum">    3641 </span>            :         }
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3643 </span>            : 
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    3646 </span>            : 
<span class="lineNum">    3647 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">    3648 </span>            :                 reg = FDI_TX_CTL(pipe);
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_VOL_EMP_MASK;</span>
<span class="lineNum">    3651 </span><span class="lineNoCov">          0 :                 temp |= snb_b_fdi_train_param[i];</span>
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp);</span>
<span class="lineNum">    3653 </span>            : 
<span class="lineNum">    3654 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :                 udelay(500);</span>
<span class="lineNum">    3656 </span>            : 
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :                 for (retry = 0; retry &lt; 5; retry++) {</span>
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :                         reg = FDI_RX_IIR(pipe);</span>
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :                         temp = I915_READ(reg);</span>
<span class="lineNum">    3660 </span>            :                         DRM_DEBUG_KMS(&quot;FDI_RX_IIR 0x%x\n&quot;, temp);
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :                         if (temp &amp; FDI_RX_SYMBOL_LOCK) {</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :                                 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);</span>
<span class="lineNum">    3663 </span>            :                                 DRM_DEBUG_KMS(&quot;FDI train 2 done.\n&quot;);
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3665 </span>            :                         }
<span class="lineNum">    3666 </span><span class="lineNoCov">          0 :                         udelay(50);</span>
<span class="lineNum">    3667 </span>            :                 }
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :                 if (retry &lt; 5)</span>
<span class="lineNum">    3669 </span>            :                         break;
<span class="lineNum">    3670 </span>            :         }
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :         if (i == 4)</span>
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;FDI train 2 fail!\n&quot;);</span>
<span class="lineNum">    3673 </span>            : 
<span class="lineNum">    3674 </span>            :         DRM_DEBUG_KMS(&quot;FDI train done.\n&quot;);
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 : }</span>
<a name="3676"><span class="lineNum">    3676 </span>            : </a>
<span class="lineNum">    3677 </span>            : /* Manual link training for Ivy Bridge A0 parts */
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 : static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)</span>
<span class="lineNum">    3679 </span>            : {
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3684 </span>            :         u32 reg, temp, i, j;
<span class="lineNum">    3685 </span>            : 
<span class="lineNum">    3686 </span>            :         /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
<span class="lineNum">    3687 </span>            :            for train result */
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :         reg = FDI_RX_IMR(pipe);</span>
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3690 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_RX_SYMBOL_LOCK;</span>
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_RX_BIT_LOCK;</span>
<span class="lineNum">    3692 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3693 </span>            : 
<span class="lineNum">    3694 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3695 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">    3696 </span>            : 
<span class="lineNum">    3697 </span>            :         DRM_DEBUG_KMS(&quot;FDI_RX_IIR before link train 0x%x\n&quot;,
<span class="lineNum">    3698 </span>            :                       I915_READ(FDI_RX_IIR(pipe)));
<span class="lineNum">    3699 </span>            : 
<span class="lineNum">    3700 </span>            :         /* Try each vswing and preemphasis setting twice before moving on */
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) {</span>
<span class="lineNum">    3702 </span>            :                 /* disable first in case we need to retry */
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 :                 reg = FDI_TX_CTL(pipe);</span>
<span class="lineNum">    3704 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);</span>
<span class="lineNum">    3706 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_TX_ENABLE;</span>
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp);</span>
<span class="lineNum">    3708 </span>            : 
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :                 reg = FDI_RX_CTL(pipe);</span>
<span class="lineNum">    3710 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_AUTO;</span>
<span class="lineNum">    3712 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;</span>
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_RX_ENABLE;</span>
<span class="lineNum">    3714 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp);</span>
<span class="lineNum">    3715 </span>            : 
<span class="lineNum">    3716 </span>            :                 /* enable CPU FDI TX and PCH FDI RX */
<span class="lineNum">    3717 </span>            :                 reg = FDI_TX_CTL(pipe);
<span class="lineNum">    3718 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3719 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_DP_PORT_WIDTH_MASK;</span>
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :                 temp |= FDI_DP_PORT_WIDTH(intel_crtc-&gt;config-&gt;fdi_lanes);</span>
<span class="lineNum">    3721 </span>            :                 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_VOL_EMP_MASK;</span>
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :                 temp |= snb_b_fdi_train_param[j/2];</span>
<span class="lineNum">    3724 </span><span class="lineNoCov">          0 :                 temp |= FDI_COMPOSITE_SYNC;</span>
<span class="lineNum">    3725 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp | FDI_TX_ENABLE);</span>
<span class="lineNum">    3726 </span>            : 
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :                 I915_WRITE(FDI_RX_MISC(pipe),</span>
<span class="lineNum">    3728 </span>            :                            FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
<span class="lineNum">    3729 </span>            : 
<span class="lineNum">    3730 </span>            :                 reg = FDI_RX_CTL(pipe);
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3732 </span>            :                 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 :                 temp |= FDI_COMPOSITE_SYNC;</span>
<span class="lineNum">    3734 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp | FDI_RX_ENABLE);</span>
<span class="lineNum">    3735 </span>            : 
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    3737 </span><span class="lineNoCov">          0 :                 udelay(1); /* should be 0.5us */</span>
<span class="lineNum">    3738 </span>            : 
<span class="lineNum">    3739 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :                         reg = FDI_RX_IIR(pipe);</span>
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :                         temp = I915_READ(reg);</span>
<span class="lineNum">    3742 </span>            :                         DRM_DEBUG_KMS(&quot;FDI_RX_IIR 0x%x\n&quot;, temp);
<span class="lineNum">    3743 </span>            : 
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :                         if (temp &amp; FDI_RX_BIT_LOCK ||</span>
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :                             (I915_READ(reg) &amp; FDI_RX_BIT_LOCK)) {</span>
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :                                 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);</span>
<span class="lineNum">    3747 </span>            :                                 DRM_DEBUG_KMS(&quot;FDI train 1 done, level %i.\n&quot;,
<span class="lineNum">    3748 </span>            :                                               i);
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3750 </span>            :                         }
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :                         udelay(1); /* should be 0.5us */</span>
<span class="lineNum">    3752 </span>            :                 }
<span class="lineNum">    3753 </span><span class="lineNoCov">          0 :                 if (i == 4) {</span>
<span class="lineNum">    3754 </span>            :                         DRM_DEBUG_KMS(&quot;FDI train 1 fail on vswing %d\n&quot;, j / 2);
<span class="lineNum">    3755 </span>            :                         continue;
<span class="lineNum">    3756 </span>            :                 }
<span class="lineNum">    3757 </span>            : 
<span class="lineNum">    3758 </span>            :                 /* Train 2 */
<span class="lineNum">    3759 </span>            :                 reg = FDI_TX_CTL(pipe);
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3761 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_NONE_IVB;</span>
<span class="lineNum">    3762 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;</span>
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp);</span>
<span class="lineNum">    3764 </span>            : 
<span class="lineNum">    3765 </span>            :                 reg = FDI_RX_CTL(pipe);
<span class="lineNum">    3766 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    3767 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;</span>
<span class="lineNum">    3768 </span><span class="lineNoCov">          0 :                 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;</span>
<span class="lineNum">    3769 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp);</span>
<span class="lineNum">    3770 </span>            : 
<span class="lineNum">    3771 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    3772 </span><span class="lineNoCov">          0 :                 udelay(2); /* should be 1.5us */</span>
<span class="lineNum">    3773 </span>            : 
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">    3775 </span><span class="lineNoCov">          0 :                         reg = FDI_RX_IIR(pipe);</span>
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :                         temp = I915_READ(reg);</span>
<span class="lineNum">    3777 </span>            :                         DRM_DEBUG_KMS(&quot;FDI_RX_IIR 0x%x\n&quot;, temp);
<span class="lineNum">    3778 </span>            : 
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :                         if (temp &amp; FDI_RX_SYMBOL_LOCK ||</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :                             (I915_READ(reg) &amp; FDI_RX_SYMBOL_LOCK)) {</span>
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :                                 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);</span>
<span class="lineNum">    3782 </span>            :                                 DRM_DEBUG_KMS(&quot;FDI train 2 done, level %i.\n&quot;,
<span class="lineNum">    3783 </span>            :                                               i);
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :                                 goto train_done;</span>
<span class="lineNum">    3785 </span>            :                         }
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :                         udelay(2); /* should be 1.5us */</span>
<span class="lineNum">    3787 </span>            :                 }
<span class="lineNum">    3788 </span>            :                 if (i == 4)
<span class="lineNum">    3789 </span>            :                         DRM_DEBUG_KMS(&quot;FDI train 2 fail on vswing %d\n&quot;, j / 2);
<span class="lineNum">    3790 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3791 </span>            : 
<span class="lineNum">    3792 </span>            : train_done:
<span class="lineNum">    3793 </span>            :         DRM_DEBUG_KMS(&quot;FDI train done.\n&quot;);
<a name="3794"><span class="lineNum">    3794 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3795 </span>            : 
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 : static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    3797 </span>            : {
<span class="lineNum">    3798 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    3799 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3801 </span>            :         u32 reg, temp;
<span class="lineNum">    3802 </span>            : 
<span class="lineNum">    3803 </span>            : 
<span class="lineNum">    3804 </span>            :         /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         reg = FDI_RX_CTL(pipe);</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :         temp &amp;= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 &lt;&lt; 16));</span>
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :         temp |= FDI_DP_PORT_WIDTH(intel_crtc-&gt;config-&gt;fdi_lanes);</span>
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :         temp |= (I915_READ(PIPECONF(pipe)) &amp; PIPECONF_BPC_MASK) &lt;&lt; 11;</span>
<span class="lineNum">    3810 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);</span>
<span class="lineNum">    3811 </span>            : 
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 :         udelay(200);</span>
<span class="lineNum">    3814 </span>            : 
<span class="lineNum">    3815 </span>            :         /* Switch from Rawclk to PCDclk */
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp | FDI_PCDCLK);</span>
<span class="lineNum">    3818 </span>            : 
<span class="lineNum">    3819 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3820 </span><span class="lineNoCov">          0 :         udelay(200);</span>
<span class="lineNum">    3821 </span>            : 
<span class="lineNum">    3822 </span>            :         /* Enable CPU FDI TX PLL, always on for Ironlake */
<span class="lineNum">    3823 </span><span class="lineNoCov">          0 :         reg = FDI_TX_CTL(pipe);</span>
<span class="lineNum">    3824 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :         if ((temp &amp; FDI_TX_PLL_ENABLE) == 0) {</span>
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);</span>
<span class="lineNum">    3827 </span>            : 
<span class="lineNum">    3828 </span><span class="lineNoCov">          0 :                 POSTING_READ(reg);</span>
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :                 udelay(100);</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :         }</span>
<a name="3831"><span class="lineNum">    3831 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3832 </span>            : 
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 : static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    3834 </span>            : {
<span class="lineNum">    3835 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3837 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3838 </span>            :         u32 reg, temp;
<span class="lineNum">    3839 </span>            : 
<span class="lineNum">    3840 </span>            :         /* Switch from PCDclk to Rawclk */
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :         reg = FDI_RX_CTL(pipe);</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3843 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp &amp; ~FDI_PCDCLK);</span>
<span class="lineNum">    3844 </span>            : 
<span class="lineNum">    3845 </span>            :         /* Disable CPU FDI TX PLL */
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :         reg = FDI_TX_CTL(pipe);</span>
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp &amp; ~FDI_TX_PLL_ENABLE);</span>
<span class="lineNum">    3849 </span>            : 
<span class="lineNum">    3850 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3851 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<span class="lineNum">    3852 </span>            : 
<span class="lineNum">    3853 </span>            :         reg = FDI_RX_CTL(pipe);
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3855 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp &amp; ~FDI_RX_PLL_ENABLE);</span>
<span class="lineNum">    3856 </span>            : 
<span class="lineNum">    3857 </span>            :         /* Wait for the clocks to turn off. */
<span class="lineNum">    3858 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<a name="3860"><span class="lineNum">    3860 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3861 </span>            : 
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 : static void ironlake_fdi_disable(struct drm_crtc *crtc)</span>
<span class="lineNum">    3863 </span>            : {
<span class="lineNum">    3864 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3865 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3868 </span>            :         u32 reg, temp;
<span class="lineNum">    3869 </span>            : 
<span class="lineNum">    3870 </span>            :         /* disable CPU FDI tx and PCH FDI rx */
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :         reg = FDI_TX_CTL(pipe);</span>
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3873 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp &amp; ~FDI_TX_ENABLE);</span>
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3875 </span>            : 
<span class="lineNum">    3876 </span><span class="lineNoCov">          0 :         reg = FDI_RX_CTL(pipe);</span>
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3878 </span><span class="lineNoCov">          0 :         temp &amp;= ~(0x7 &lt;&lt; 16);</span>
<span class="lineNum">    3879 </span><span class="lineNoCov">          0 :         temp |= (I915_READ(PIPECONF(pipe)) &amp; PIPECONF_BPC_MASK) &lt;&lt; 11;</span>
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp &amp; ~FDI_RX_ENABLE);</span>
<span class="lineNum">    3881 </span>            : 
<span class="lineNum">    3882 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3883 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<span class="lineNum">    3884 </span>            : 
<span class="lineNum">    3885 </span>            :         /* Ironlake workaround, disable clock pointer after downing FDI */
<span class="lineNum">    3886 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev))</span>
<span class="lineNum">    3887 </span><span class="lineNoCov">          0 :                 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);</span>
<span class="lineNum">    3888 </span>            : 
<span class="lineNum">    3889 </span>            :         /* still set train pattern 1 */
<span class="lineNum">    3890 </span>            :         reg = FDI_TX_CTL(pipe);
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3892 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3893 </span>            :         temp |= FDI_LINK_TRAIN_PATTERN_1;
<span class="lineNum">    3894 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3895 </span>            : 
<span class="lineNum">    3896 </span>            :         reg = FDI_RX_CTL(pipe);
<span class="lineNum">    3897 </span><span class="lineNoCov">          0 :         temp = I915_READ(reg);</span>
<span class="lineNum">    3898 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;</span>
<span class="lineNum">    3900 </span>            :                 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
<span class="lineNum">    3901 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :                 temp &amp;= ~FDI_LINK_TRAIN_NONE;</span>
<span class="lineNum">    3903 </span>            :                 temp |= FDI_LINK_TRAIN_PATTERN_1;
<span class="lineNum">    3904 </span>            :         }
<span class="lineNum">    3905 </span>            :         /* BPC in FDI rx is consistent with that in PIPECONF */
<span class="lineNum">    3906 </span><span class="lineNoCov">          0 :         temp &amp;= ~(0x07 &lt;&lt; 16);</span>
<span class="lineNum">    3907 </span><span class="lineNoCov">          0 :         temp |= (I915_READ(PIPECONF(pipe)) &amp; PIPECONF_BPC_MASK) &lt;&lt; 11;</span>
<span class="lineNum">    3908 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, temp);</span>
<span class="lineNum">    3909 </span>            : 
<span class="lineNum">    3910 </span><span class="lineNoCov">          0 :         POSTING_READ(reg);</span>
<span class="lineNum">    3911 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<a name="3912"><span class="lineNum">    3912 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3913 </span>            : 
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 : bool intel_has_pending_fb_unpin(struct drm_device *dev)</span>
<span class="lineNum">    3915 </span>            : {
<span class="lineNum">    3916 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">    3917 </span>            : 
<span class="lineNum">    3918 </span>            :         /* Note that we don't need to be called with mode_config.lock here
<span class="lineNum">    3919 </span>            :          * as our list of CRTC objects is static for the lifetime of the
<span class="lineNum">    3920 </span>            :          * device and so cannot disappear as we iterate. Similarly, we can
<span class="lineNum">    3921 </span>            :          * happily treat the predicates as racy, atomic checks as userspace
<span class="lineNum">    3922 </span>            :          * cannot claim and pin a new fb without at least acquring the
<span class="lineNum">    3923 </span>            :          * struct_mutex and so serialising with us.
<span class="lineNum">    3924 </span>            :          */
<span class="lineNum">    3925 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">    3926 </span><span class="lineNoCov">          0 :                 if (atomic_read(&amp;crtc-&gt;unpin_work_count) == 0)</span>
<span class="lineNum">    3927 </span>            :                         continue;
<span class="lineNum">    3928 </span>            : 
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;unpin_work)</span>
<span class="lineNum">    3930 </span><span class="lineNoCov">          0 :                         intel_wait_for_vblank(dev, crtc-&gt;pipe);</span>
<span class="lineNum">    3931 </span>            : 
<span class="lineNum">    3932 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    3933 </span>            :         }
<span class="lineNum">    3934 </span>            : 
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="3936"><span class="lineNum">    3936 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3937 </span>            : 
<span class="lineNum">    3938 </span><span class="lineNoCov">          0 : static void page_flip_completed(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    3939 </span>            : {
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(intel_crtc-&gt;base.dev);</span>
<span class="lineNum">    3941 </span><span class="lineNoCov">          0 :         struct intel_unpin_work *work = intel_crtc-&gt;unpin_work;</span>
<span class="lineNum">    3942 </span>            : 
<span class="lineNum">    3943 </span>            :         /* ensure that the unpin work is consistent wrt -&gt;pending. */
<span class="lineNum">    3944 </span><span class="lineNoCov">          0 :         smp_rmb();</span>
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;unpin_work = NULL;</span>
<span class="lineNum">    3946 </span>            : 
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :         if (work-&gt;event)</span>
<span class="lineNum">    3948 </span><span class="lineNoCov">          0 :                 drm_send_vblank_event(intel_crtc-&gt;base.dev,</span>
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :                                       intel_crtc-&gt;pipe,</span>
<span class="lineNum">    3950 </span>            :                                       work-&gt;event);
<span class="lineNum">    3951 </span>            : 
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_put(&amp;intel_crtc-&gt;base);</span>
<span class="lineNum">    3953 </span>            : 
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :         wake_up_all(&amp;dev_priv-&gt;pending_flip_queue);</span>
<span class="lineNum">    3955 </span><span class="lineNoCov">          0 :         trace_i915_flip_complete(intel_crtc-&gt;plane,</span>
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :                                  work-&gt;pending_flip_obj);</span>
<span class="lineNum">    3957 </span>            : 
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         queue_work(dev_priv-&gt;wq, &amp;work-&gt;work);</span>
<a name="3959"><span class="lineNum">    3959 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3960 </span>            : 
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 : void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)</span>
<span class="lineNum">    3962 </span>            : {
<span class="lineNum">    3963 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3964 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3965 </span>            : 
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :         WARN_ON(waitqueue_active(&amp;dev_priv-&gt;pending_flip_queue));</span>
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :         if (WARN_ON(wait_event_timeout(dev_priv-&gt;pending_flip_queue,</span>
<span class="lineNum">    3968 </span>            :                                        !intel_crtc_has_pending_flip(crtc),
<span class="lineNum">    3969 </span>            :                                        60*HZ) == 0)) {
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 :                 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3971 </span>            : 
<span class="lineNum">    3972 </span><span class="lineNoCov">          0 :                 spin_lock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;unpin_work) {</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                         WARN_ONCE(1, &quot;Removing stuck page flip\n&quot;);</span>
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :                         page_flip_completed(intel_crtc);</span>
<span class="lineNum">    3976 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3977 </span><span class="lineNoCov">          0 :                 spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3979 </span>            : 
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :         if (crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :                 intel_finish_fb(crtc-&gt;primary-&gt;fb);</span>
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3985 </span><span class="lineNoCov">          0 : }</span>
<a name="3986"><span class="lineNum">    3986 </span>            : </a>
<span class="lineNum">    3987 </span>            : /* Program iCLKIP clock to the desired frequency */
<span class="lineNum">    3988 </span><span class="lineNoCov">          0 : static void lpt_program_iclkip(struct drm_crtc *crtc)</span>
<span class="lineNum">    3989 </span>            : {
<span class="lineNum">    3990 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3991 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3992 </span><span class="lineNoCov">          0 :         int clock = to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode.crtc_clock;</span>
<span class="lineNum">    3993 </span>            :         u32 divsel, phaseinc, auxdiv, phasedir = 0;
<span class="lineNum">    3994 </span>            :         u32 temp;
<span class="lineNum">    3995 </span>            : 
<span class="lineNum">    3996 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    3997 </span>            : 
<span class="lineNum">    3998 </span>            :         /* It is necessary to ungate the pixclk gate prior to programming
<span class="lineNum">    3999 </span>            :          * the divisors, and gate it back when it is done.
<span class="lineNum">    4000 </span>            :          */
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :         I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);</span>
<span class="lineNum">    4002 </span>            : 
<span class="lineNum">    4003 </span>            :         /* Disable SSCCTL */
<span class="lineNum">    4004 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, SBI_SSCCTL6,</span>
<span class="lineNum">    4005 </span><span class="lineNoCov">          0 :                         intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) |</span>
<span class="lineNum">    4006 </span>            :                                 SBI_SSCCTL_DISABLE,
<span class="lineNum">    4007 </span>            :                         SBI_ICLK);
<span class="lineNum">    4008 </span>            : 
<span class="lineNum">    4009 </span>            :         /* 20MHz is a corner case which is out of range for the 7-bit divisor */
<span class="lineNum">    4010 </span><span class="lineNoCov">          0 :         if (clock == 20000) {</span>
<span class="lineNum">    4011 </span>            :                 auxdiv = 1;
<span class="lineNum">    4012 </span>            :                 divsel = 0x41;
<span class="lineNum">    4013 </span>            :                 phaseinc = 0x20;
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4015 </span>            :                 /* The iCLK virtual clock root frequency is in MHz,
<span class="lineNum">    4016 </span>            :                  * but the adjusted_mode-&gt;crtc_clock in in KHz. To get the
<span class="lineNum">    4017 </span>            :                  * divisors, it is necessary to divide one by another, so we
<span class="lineNum">    4018 </span>            :                  * convert the virtual clock precision to KHz here for higher
<span class="lineNum">    4019 </span>            :                  * precision.
<span class="lineNum">    4020 </span>            :                  */
<span class="lineNum">    4021 </span>            :                 u32 iclk_virtual_root_freq = 172800 * 1000;
<span class="lineNum">    4022 </span>            :                 u32 iclk_pi_range = 64;
<span class="lineNum">    4023 </span>            :                 u32 desired_divisor, msb_divisor_value, pi_value;
<span class="lineNum">    4024 </span>            : 
<span class="lineNum">    4025 </span><span class="lineNoCov">          0 :                 desired_divisor = (iclk_virtual_root_freq / clock);</span>
<span class="lineNum">    4026 </span><span class="lineNoCov">          0 :                 msb_divisor_value = desired_divisor / iclk_pi_range;</span>
<span class="lineNum">    4027 </span><span class="lineNoCov">          0 :                 pi_value = desired_divisor % iclk_pi_range;</span>
<span class="lineNum">    4028 </span>            : 
<span class="lineNum">    4029 </span>            :                 auxdiv = 0;
<span class="lineNum">    4030 </span><span class="lineNoCov">          0 :                 divsel = msb_divisor_value - 2;</span>
<span class="lineNum">    4031 </span>            :                 phaseinc = pi_value;
<span class="lineNum">    4032 </span>            :         }
<span class="lineNum">    4033 </span>            : 
<span class="lineNum">    4034 </span>            :         /* This should not happen with any sane values */
<span class="lineNum">    4035 </span><span class="lineNoCov">          0 :         WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &amp;</span>
<span class="lineNum">    4036 </span>            :                 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
<span class="lineNum">    4037 </span><span class="lineNoCov">          0 :         WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &amp;</span>
<span class="lineNum">    4038 </span>            :                 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
<span class="lineNum">    4039 </span>            : 
<span class="lineNum">    4040 </span>            :         DRM_DEBUG_KMS(&quot;iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n&quot;,
<span class="lineNum">    4041 </span>            :                         clock,
<span class="lineNum">    4042 </span>            :                         auxdiv,
<span class="lineNum">    4043 </span>            :                         divsel,
<span class="lineNum">    4044 </span>            :                         phasedir,
<span class="lineNum">    4045 </span>            :                         phaseinc);
<span class="lineNum">    4046 </span>            : 
<span class="lineNum">    4047 </span>            :         /* Program SSCDIVINTPHASE6 */
<span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK);</span>
<span class="lineNum">    4049 </span><span class="lineNoCov">          0 :         temp &amp;= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;</span>
<span class="lineNum">    4050 </span><span class="lineNoCov">          0 :         temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);</span>
<span class="lineNum">    4051 </span><span class="lineNoCov">          0 :         temp &amp;= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;</span>
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :         temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);</span>
<span class="lineNum">    4053 </span>            :         temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :         temp |= SBI_SSCDIVINTPHASE_PROPAGATE;</span>
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK);</span>
<span class="lineNum">    4056 </span>            : 
<span class="lineNum">    4057 </span>            :         /* Program SSCAUXDIV */
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :         temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK);</span>
<span class="lineNum">    4059 </span><span class="lineNoCov">          0 :         temp &amp;= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);</span>
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :         temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);</span>
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK);</span>
<span class="lineNum">    4062 </span>            : 
<span class="lineNum">    4063 </span>            :         /* Enable modulator and associated divider */
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :         temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK);</span>
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         temp &amp;= ~SBI_SSCCTL_DISABLE;</span>
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK);</span>
<span class="lineNum">    4067 </span>            : 
<span class="lineNum">    4068 </span>            :         /* Wait for initialization time */
<span class="lineNum">    4069 </span><span class="lineNoCov">          0 :         udelay(24);</span>
<span class="lineNum">    4070 </span>            : 
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :         I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);</span>
<span class="lineNum">    4072 </span>            : 
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<a name="4074"><span class="lineNum">    4074 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4075 </span>            : 
<span class="lineNum">    4076 </span><span class="lineNoCov">          0 : static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc,</span>
<span class="lineNum">    4077 </span>            :                                                 enum pipe pch_transcoder)
<span class="lineNum">    4078 </span>            : {
<span class="lineNum">    4079 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    4082 </span>            : 
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder),</span>
<span class="lineNum">    4084 </span>            :                    I915_READ(HTOTAL(cpu_transcoder)));
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder),</span>
<span class="lineNum">    4086 </span>            :                    I915_READ(HBLANK(cpu_transcoder)));
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder),</span>
<span class="lineNum">    4088 </span>            :                    I915_READ(HSYNC(cpu_transcoder)));
<span class="lineNum">    4089 </span>            : 
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder),</span>
<span class="lineNum">    4091 </span>            :                    I915_READ(VTOTAL(cpu_transcoder)));
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder),</span>
<span class="lineNum">    4093 </span>            :                    I915_READ(VBLANK(cpu_transcoder)));
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder),</span>
<span class="lineNum">    4095 </span>            :                    I915_READ(VSYNC(cpu_transcoder)));
<span class="lineNum">    4096 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder),</span>
<span class="lineNum">    4097 </span>            :                    I915_READ(VSYNCSHIFT(cpu_transcoder)));
<a name="4098"><span class="lineNum">    4098 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4099 </span>            : 
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 : static void cpt_set_fdi_bc_bifurcation(struct drm_device *dev, bool enable)</span>
<span class="lineNum">    4101 </span>            : {
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4103 </span>            :         uint32_t temp;
<span class="lineNum">    4104 </span>            : 
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :         temp = I915_READ(SOUTH_CHICKEN1);</span>
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :         if (!!(temp &amp; FDI_BC_BIFURCATION_SELECT) == enable)</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4108 </span>            : 
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :         WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) &amp; FDI_RX_ENABLE);</span>
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :         WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) &amp; FDI_RX_ENABLE);</span>
<span class="lineNum">    4111 </span>            : 
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :         temp &amp;= ~FDI_BC_BIFURCATION_SELECT;</span>
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    4114 </span><span class="lineNoCov">          0 :                 temp |= FDI_BC_BIFURCATION_SELECT;</span>
<span class="lineNum">    4115 </span>            : 
<span class="lineNum">    4116 </span>            :         DRM_DEBUG_KMS(&quot;%sabling fdi C rx\n&quot;, enable ? &quot;en&quot; : &quot;dis&quot;);
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :         I915_WRITE(SOUTH_CHICKEN1, temp);</span>
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :         POSTING_READ(SOUTH_CHICKEN1);</span>
<a name="4119"><span class="lineNum">    4119 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4120 </span>            : 
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 : static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    4122 </span>            : {
<span class="lineNum">    4123 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    4124 </span>            : 
<span class="lineNum">    4125 </span><span class="lineNoCov">          0 :         switch (intel_crtc-&gt;pipe) {</span>
<span class="lineNum">    4126 </span>            :         case PIPE_A:
<span class="lineNum">    4127 </span>            :                 break;
<span class="lineNum">    4128 </span>            :         case PIPE_B:
<span class="lineNum">    4129 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;config-&gt;fdi_lanes &gt; 2)</span>
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :                         cpt_set_fdi_bc_bifurcation(dev, false);</span>
<span class="lineNum">    4131 </span>            :                 else
<span class="lineNum">    4132 </span><span class="lineNoCov">          0 :                         cpt_set_fdi_bc_bifurcation(dev, true);</span>
<span class="lineNum">    4133 </span>            : 
<span class="lineNum">    4134 </span>            :                 break;
<span class="lineNum">    4135 </span>            :         case PIPE_C:
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                 cpt_set_fdi_bc_bifurcation(dev, true);</span>
<span class="lineNum">    4137 </span>            : 
<span class="lineNum">    4138 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4139 </span>            :         default:
<span class="lineNum">    4140 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">    4141 </span>            :         }
<span class="lineNum">    4142 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4143 </span>            : 
<span class="lineNum">    4144 </span>            : /*
<span class="lineNum">    4145 </span>            :  * Enable PCH resources required for PCH ports:
<span class="lineNum">    4146 </span>            :  *   - PCH PLLs
<span class="lineNum">    4147 </span>            :  *   - FDI training &amp; RX/TX
<span class="lineNum">    4148 </span>            :  *   - update transcoder timings
<span class="lineNum">    4149 </span>            :  *   - DP transcoding bits
<a name="4150"><span class="lineNum">    4150 </span>            :  *   - transcoder</a>
<span class="lineNum">    4151 </span>            :  */
<span class="lineNum">    4152 </span><span class="lineNoCov">          0 : static void ironlake_pch_enable(struct drm_crtc *crtc)</span>
<span class="lineNum">    4153 </span>            : {
<span class="lineNum">    4154 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4156 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4157 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    4158 </span>            :         u32 reg, temp;
<span class="lineNum">    4159 </span>            : 
<span class="lineNum">    4160 </span><span class="lineNoCov">          0 :         assert_pch_transcoder_disabled(dev_priv, pipe);</span>
<span class="lineNum">    4161 </span>            : 
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :         if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    4163 </span><span class="lineNoCov">          0 :                 ivybridge_update_fdi_bc_bifurcation(intel_crtc);</span>
<span class="lineNum">    4164 </span>            : 
<span class="lineNum">    4165 </span>            :         /* Write the TU size bits before fdi link training, so that error
<span class="lineNum">    4166 </span>            :          * detection works. */
<span class="lineNum">    4167 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_TUSIZE1(pipe),</span>
<span class="lineNum">    4168 </span>            :                    I915_READ(PIPE_DATA_M1(pipe)) &amp; TU_SIZE_MASK);
<span class="lineNum">    4169 </span>            : 
<span class="lineNum">    4170 </span>            :         /* For PCH output, training FDI link */
<span class="lineNum">    4171 </span><span class="lineNoCov">          0 :         dev_priv-&gt;display.fdi_link_train(crtc);</span>
<span class="lineNum">    4172 </span>            : 
<span class="lineNum">    4173 </span>            :         /* We need to program the right clock selection before writing the pixel
<span class="lineNum">    4174 </span>            :          * mutliplier into the DPLL. */
<span class="lineNum">    4175 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">    4176 </span>            :                 u32 sel;
<span class="lineNum">    4177 </span>            : 
<span class="lineNum">    4178 </span><span class="lineNoCov">          0 :                 temp = I915_READ(PCH_DPLL_SEL);</span>
<span class="lineNum">    4179 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DPLL_ENABLE(pipe);</span>
<span class="lineNum">    4180 </span><span class="lineNoCov">          0 :                 sel = TRANS_DPLLB_SEL(pipe);</span>
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;config-&gt;shared_dpll == DPLL_ID_PCH_PLL_B)</span>
<span class="lineNum">    4182 </span><span class="lineNoCov">          0 :                         temp |= sel;</span>
<span class="lineNum">    4183 </span>            :                 else
<span class="lineNum">    4184 </span><span class="lineNoCov">          0 :                         temp &amp;= ~sel;</span>
<span class="lineNum">    4185 </span><span class="lineNoCov">          0 :                 I915_WRITE(PCH_DPLL_SEL, temp);</span>
<span class="lineNum">    4186 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4187 </span>            : 
<span class="lineNum">    4188 </span>            :         /* XXX: pch pll's can be enabled any time before we enable the PCH
<span class="lineNum">    4189 </span>            :          * transcoder, and we actually should do this to not upset any PCH
<span class="lineNum">    4190 </span>            :          * transcoder that already use the clock when we share it.
<span class="lineNum">    4191 </span>            :          *
<span class="lineNum">    4192 </span>            :          * Note that enable_shared_dpll tries to do the right thing, but
<span class="lineNum">    4193 </span>            :          * get_shared_dpll unconditionally resets the pll - we need that to have
<span class="lineNum">    4194 </span>            :          * the right LVDS enable sequence. */
<span class="lineNum">    4195 </span><span class="lineNoCov">          0 :         intel_enable_shared_dpll(intel_crtc);</span>
<span class="lineNum">    4196 </span>            : 
<span class="lineNum">    4197 </span>            :         /* set transcoder timing, panel must allow it */
<span class="lineNum">    4198 </span><span class="lineNoCov">          0 :         assert_panel_unlocked(dev_priv, pipe);</span>
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         ironlake_pch_transcoder_set_timings(intel_crtc, pipe);</span>
<span class="lineNum">    4200 </span>            : 
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :         intel_fdi_normal_train(crtc);</span>
<span class="lineNum">    4202 </span>            : 
<span class="lineNum">    4203 </span>            :         /* For PCH DP, enable TRANS_DP_CTL */
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev) &amp;&amp; intel_crtc-&gt;config-&gt;has_dp_encoder) {</span>
<span class="lineNum">    4205 </span><span class="lineNoCov">          0 :                 u32 bpc = (I915_READ(PIPECONF(pipe)) &amp; PIPECONF_BPC_MASK) &gt;&gt; 5;</span>
<span class="lineNum">    4206 </span><span class="lineNoCov">          0 :                 reg = TRANS_DP_CTL(pipe);</span>
<span class="lineNum">    4207 </span><span class="lineNoCov">          0 :                 temp = I915_READ(reg);</span>
<span class="lineNum">    4208 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(TRANS_DP_PORT_SEL_MASK |</span>
<span class="lineNum">    4209 </span>            :                           TRANS_DP_SYNC_MASK |
<span class="lineNum">    4210 </span>            :                           TRANS_DP_BPC_MASK);
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DP_OUTPUT_ENABLE;</span>
<span class="lineNum">    4212 </span><span class="lineNoCov">          0 :                 temp |= bpc &lt;&lt; 9; /* same format but at 11:9 */</span>
<span class="lineNum">    4213 </span>            : 
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;mode.flags &amp; DRM_MODE_FLAG_PHSYNC)</span>
<span class="lineNum">    4215 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;</span>
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;mode.flags &amp; DRM_MODE_FLAG_PVSYNC)</span>
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;</span>
<span class="lineNum">    4218 </span>            : 
<span class="lineNum">    4219 </span><span class="lineNoCov">          0 :                 switch (intel_trans_dp_port_sel(crtc)) {</span>
<span class="lineNum">    4220 </span>            :                 case PCH_DP_B:
<span class="lineNum">    4221 </span>            :                         temp |= TRANS_DP_PORT_SEL_B;
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4223 </span>            :                 case PCH_DP_C:
<span class="lineNum">    4224 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DP_PORT_SEL_C;</span>
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4226 </span>            :                 case PCH_DP_D:
<span class="lineNum">    4227 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DP_PORT_SEL_D;</span>
<span class="lineNum">    4228 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4229 </span>            :                 default:
<span class="lineNum">    4230 </span><span class="lineNoCov">          0 :                         BUG();</span>
<span class="lineNum">    4231 </span>            :                 }
<span class="lineNum">    4232 </span>            : 
<span class="lineNum">    4233 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, temp);</span>
<span class="lineNum">    4234 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4235 </span>            : 
<span class="lineNum">    4236 </span><span class="lineNoCov">          0 :         ironlake_enable_pch_transcoder(dev_priv, pipe);</span>
<a name="4237"><span class="lineNum">    4237 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4238 </span>            : 
<span class="lineNum">    4239 </span><span class="lineNoCov">          0 : static void lpt_pch_enable(struct drm_crtc *crtc)</span>
<span class="lineNum">    4240 </span>            : {
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4242 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4243 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4244 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    4245 </span>            : 
<span class="lineNum">    4246 </span><span class="lineNoCov">          0 :         assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A);</span>
<span class="lineNum">    4247 </span>            : 
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :         lpt_program_iclkip(crtc);</span>
<span class="lineNum">    4249 </span>            : 
<span class="lineNum">    4250 </span>            :         /* Set transcoder timing. */
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :         ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A);</span>
<span class="lineNum">    4252 </span>            : 
<span class="lineNum">    4253 </span><span class="lineNoCov">          0 :         lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);</span>
<a name="4254"><span class="lineNum">    4254 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4255 </span>            : 
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 : struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc,</span>
<span class="lineNum">    4257 </span>            :                                                 struct intel_crtc_state *crtc_state)
<span class="lineNum">    4258 </span>            : {
<span class="lineNum">    4259 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    4260 </span>            :         struct intel_shared_dpll *pll;
<span class="lineNum">    4261 </span>            :         struct intel_shared_dpll_config *shared_dpll;
<span class="lineNum">    4262 </span>            :         enum intel_dpll_id i;
<span class="lineNum">    4263 </span><span class="lineNoCov">          0 :         int max = dev_priv-&gt;num_shared_dpll;</span>
<span class="lineNum">    4264 </span>            : 
<span class="lineNum">    4265 </span><span class="lineNoCov">          0 :         shared_dpll = intel_atomic_get_shared_dpll_state(crtc_state-&gt;base.state);</span>
<span class="lineNum">    4266 </span>            : 
<span class="lineNum">    4267 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    4268 </span>            :                 /* Ironlake PCH has a fixed PLL-&gt;PCH pipe mapping. */
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :                 i = (enum intel_dpll_id) crtc-&gt;pipe;</span>
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :                 pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">    4271 </span>            : 
<span class="lineNum">    4272 </span>            :                 DRM_DEBUG_KMS(&quot;CRTC:%d using pre-allocated %s\n&quot;,
<span class="lineNum">    4273 </span>            :                               crtc-&gt;base.base.id, pll-&gt;name);
<span class="lineNum">    4274 </span>            : 
<span class="lineNum">    4275 </span><span class="lineNoCov">          0 :                 WARN_ON(shared_dpll[i].crtc_mask);</span>
<span class="lineNum">    4276 </span>            : 
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :                 goto found;</span>
<span class="lineNum">    4278 </span>            :         }
<span class="lineNum">    4279 </span>            : 
<span class="lineNum">    4280 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    4281 </span>            :                 /* PLL is attached to port in bxt */
<span class="lineNum">    4282 </span>            :                 struct intel_encoder *encoder;
<span class="lineNum">    4283 </span>            :                 struct intel_digital_port *intel_dig_port;
<span class="lineNum">    4284 </span>            : 
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 :                 encoder = intel_ddi_get_crtc_new_encoder(crtc_state);</span>
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :                 if (WARN_ON(!encoder))</span>
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :                         return NULL;</span>
<span class="lineNum">    4288 </span>            : 
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :                 intel_dig_port = enc_to_dig_port(&amp;encoder-&gt;base);</span>
<span class="lineNum">    4290 </span>            :                 /* 1:1 mapping between ports and PLLs */
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 :                 i = (enum intel_dpll_id)intel_dig_port-&gt;port;</span>
<span class="lineNum">    4292 </span><span class="lineNoCov">          0 :                 pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">    4293 </span>            :                 DRM_DEBUG_KMS(&quot;CRTC:%d using pre-allocated %s\n&quot;,
<span class="lineNum">    4294 </span>            :                         crtc-&gt;base.base.id, pll-&gt;name);
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :                 WARN_ON(shared_dpll[i].crtc_mask);</span>
<span class="lineNum">    4296 </span>            : 
<span class="lineNum">    4297 </span><span class="lineNoCov">          0 :                 goto found;</span>
<span class="lineNum">    4298 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev_priv)-&gt;gen &lt; 9 &amp;&amp; HAS_DDI(dev_priv))</span>
<span class="lineNum">    4299 </span>            :                 /* Do not consider SPLL */
<span class="lineNum">    4300 </span><span class="lineNoCov">          0 :                 max = 2;</span>
<span class="lineNum">    4301 </span>            : 
<span class="lineNum">    4302 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; max; i++) {</span>
<span class="lineNum">    4303 </span><span class="lineNoCov">          0 :                 pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">    4304 </span>            : 
<span class="lineNum">    4305 </span>            :                 /* Only want to check enabled timings first */
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :                 if (shared_dpll[i].crtc_mask == 0)</span>
<span class="lineNum">    4307 </span>            :                         continue;
<span class="lineNum">    4308 </span>            : 
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :                 if (memcmp(&amp;crtc_state-&gt;dpll_hw_state,</span>
<span class="lineNum">    4310 </span>            :                            &amp;shared_dpll[i].hw_state,
<span class="lineNum">    4311 </span><span class="lineNoCov">          0 :                            sizeof(crtc_state-&gt;dpll_hw_state)) == 0) {</span>
<span class="lineNum">    4312 </span>            :                         DRM_DEBUG_KMS(&quot;CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n&quot;,
<span class="lineNum">    4313 </span>            :                                       crtc-&gt;base.base.id, pll-&gt;name,
<span class="lineNum">    4314 </span>            :                                       shared_dpll[i].crtc_mask,
<span class="lineNum">    4315 </span>            :                                       pll-&gt;active);
<span class="lineNum">    4316 </span>            :                         goto found;
<span class="lineNum">    4317 </span>            :                 }
<span class="lineNum">    4318 </span>            :         }
<span class="lineNum">    4319 </span>            : 
<span class="lineNum">    4320 </span>            :         /* Ok no matching timings, maybe there's a free one? */
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :                 pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :                 if (shared_dpll[i].crtc_mask == 0) {</span>
<span class="lineNum">    4324 </span>            :                         DRM_DEBUG_KMS(&quot;CRTC:%d allocated %s\n&quot;,
<span class="lineNum">    4325 </span>            :                                       crtc-&gt;base.base.id, pll-&gt;name);
<span class="lineNum">    4326 </span>            :                         goto found;
<span class="lineNum">    4327 </span>            :                 }
<span class="lineNum">    4328 </span>            :         }
<span class="lineNum">    4329 </span>            : 
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :         return NULL;</span>
<span class="lineNum">    4331 </span>            : 
<span class="lineNum">    4332 </span>            : found:
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :         if (shared_dpll[i].crtc_mask == 0)</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :                 shared_dpll[i].hw_state =</span>
<span class="lineNum">    4335 </span><span class="lineNoCov">          0 :                         crtc_state-&gt;dpll_hw_state;</span>
<span class="lineNum">    4336 </span>            : 
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :         crtc_state-&gt;shared_dpll = i;</span>
<span class="lineNum">    4338 </span>            :         DRM_DEBUG_DRIVER(&quot;using %s for pipe %c\n&quot;, pll-&gt;name,
<span class="lineNum">    4339 </span>            :                          pipe_name(crtc-&gt;pipe));
<span class="lineNum">    4340 </span>            : 
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :         shared_dpll[i].crtc_mask |= 1 &lt;&lt; crtc-&gt;pipe;</span>
<span class="lineNum">    4342 </span>            : 
<span class="lineNum">    4343 </span><span class="lineNoCov">          0 :         return pll;</span>
<a name="4344"><span class="lineNum">    4344 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4345 </span>            : 
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 : static void intel_shared_dpll_commit(struct drm_atomic_state *state)</span>
<span class="lineNum">    4347 </span>            : {
<span class="lineNum">    4348 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(state-&gt;dev);</span>
<span class="lineNum">    4349 </span>            :         struct intel_shared_dpll_config *shared_dpll;
<span class="lineNum">    4350 </span>            :         struct intel_shared_dpll *pll;
<span class="lineNum">    4351 </span>            :         enum intel_dpll_id i;
<span class="lineNum">    4352 </span>            : 
<span class="lineNum">    4353 </span><span class="lineNoCov">          0 :         if (!to_intel_atomic_state(state)-&gt;dpll_set)</span>
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4355 </span>            : 
<span class="lineNum">    4356 </span><span class="lineNoCov">          0 :         shared_dpll = to_intel_atomic_state(state)-&gt;shared_dpll;</span>
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :                 pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">    4359 </span><span class="lineNoCov">          0 :                 pll-&gt;config = shared_dpll[i];</span>
<span class="lineNum">    4360 </span>            :         }
<a name="4361"><span class="lineNum">    4361 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4362 </span>            : 
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 : static void cpt_verify_modeset(struct drm_device *dev, int pipe)</span>
<span class="lineNum">    4364 </span>            : {
<span class="lineNum">    4365 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4366 </span><span class="lineNoCov">          0 :         int dslreg = PIPEDSL(pipe);</span>
<span class="lineNum">    4367 </span>            :         u32 temp;
<span class="lineNum">    4368 </span>            : 
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :         temp = I915_READ(dslreg);</span>
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :         udelay(500);</span>
<span class="lineNum">    4371 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(dslreg) != temp, 5)) {</span>
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :                 if (wait_for(I915_READ(dslreg) != temp, 5))</span>
<span class="lineNum">    4373 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;mode set failed: pipe %c stuck\n&quot;, pipe_name(pipe));</span>
<span class="lineNum">    4374 </span>            :         }
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 : }</span>
<a name="4376"><span class="lineNum">    4376 </span>            : </a>
<span class="lineNum">    4377 </span>            : static int
<span class="lineNum">    4378 </span><span class="lineNoCov">          0 : skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach,</span>
<span class="lineNum">    4379 </span>            :                   unsigned scaler_user, int *scaler_id, unsigned int rotation,
<span class="lineNum">    4380 </span>            :                   int src_w, int src_h, int dst_w, int dst_h)
<span class="lineNum">    4381 </span>            : {
<span class="lineNum">    4382 </span>            :         struct intel_crtc_scaler_state *scaler_state =
<span class="lineNum">    4383 </span><span class="lineNoCov">          0 :                 &amp;crtc_state-&gt;scaler_state;</span>
<span class="lineNum">    4384 </span>            : #ifdef DRMDEBUG
<span class="lineNum">    4385 </span>            :         struct intel_crtc *intel_crtc =
<span class="lineNum">    4386 </span>            :                 to_intel_crtc(crtc_state-&gt;base.crtc);
<span class="lineNum">    4387 </span>            : #endif
<span class="lineNum">    4388 </span>            :         int need_scaling;
<span class="lineNum">    4389 </span>            : 
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 :         need_scaling = intel_rotation_90_or_270(rotation) ?</span>
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :                 (src_h != dst_w || src_w != dst_h):</span>
<span class="lineNum">    4392 </span><span class="lineNoCov">          0 :                 (src_w != dst_w || src_h != dst_h);</span>
<span class="lineNum">    4393 </span>            : 
<span class="lineNum">    4394 </span>            :         /*
<span class="lineNum">    4395 </span>            :          * if plane is being disabled or scaler is no more required or force detach
<span class="lineNum">    4396 </span>            :          *  - free scaler binded to this plane/crtc
<span class="lineNum">    4397 </span>            :          *  - in order to do this, update crtc-&gt;scaler_usage
<span class="lineNum">    4398 </span>            :          *
<span class="lineNum">    4399 </span>            :          * Here scaler state in crtc_state is set free so that
<span class="lineNum">    4400 </span>            :          * scaler can be assigned to other user. Actual register
<span class="lineNum">    4401 </span>            :          * update to free the scaler is done in plane/panel-fit programming.
<span class="lineNum">    4402 </span>            :          * For this purpose crtc/plane_state-&gt;scaler_id isn't reset here.
<span class="lineNum">    4403 </span>            :          */
<span class="lineNum">    4404 </span><span class="lineNoCov">          0 :         if (force_detach || !need_scaling) {</span>
<span class="lineNum">    4405 </span><span class="lineNoCov">          0 :                 if (*scaler_id &gt;= 0) {</span>
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :                         scaler_state-&gt;scaler_users &amp;= ~(1 &lt;&lt; scaler_user);</span>
<span class="lineNum">    4407 </span><span class="lineNoCov">          0 :                         scaler_state-&gt;scalers[*scaler_id].in_use = 0;</span>
<span class="lineNum">    4408 </span>            : 
<span class="lineNum">    4409 </span>            :                         DRM_DEBUG_KMS(&quot;scaler_user index %u.%u: &quot;
<span class="lineNum">    4410 </span>            :                                 &quot;Staged freeing scaler id %d scaler_users = 0x%x\n&quot;,
<span class="lineNum">    4411 </span>            :                                 intel_crtc-&gt;pipe, scaler_user, *scaler_id,
<span class="lineNum">    4412 </span>            :                                 scaler_state-&gt;scaler_users);
<span class="lineNum">    4413 </span><span class="lineNoCov">          0 :                         *scaler_id = -1;</span>
<span class="lineNum">    4414 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4415 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4416 </span>            :         }
<span class="lineNum">    4417 </span>            : 
<span class="lineNum">    4418 </span>            :         /* range checks */
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :         if (src_w &lt; SKL_MIN_SRC_W || src_h &lt; SKL_MIN_SRC_H ||</span>
<span class="lineNum">    4420 </span><span class="lineNoCov">          0 :                 dst_w &lt; SKL_MIN_DST_W || dst_h &lt; SKL_MIN_DST_H ||</span>
<span class="lineNum">    4421 </span>            : 
<span class="lineNum">    4422 </span><span class="lineNoCov">          0 :                 src_w &gt; SKL_MAX_SRC_W || src_h &gt; SKL_MAX_SRC_H ||</span>
<span class="lineNum">    4423 </span><span class="lineNoCov">          0 :                 dst_w &gt; SKL_MAX_DST_W || dst_h &gt; SKL_MAX_DST_H) {</span>
<span class="lineNum">    4424 </span>            :                 DRM_DEBUG_KMS(&quot;scaler_user index %u.%u: src %ux%u dst %ux%u &quot;
<span class="lineNum">    4425 </span>            :                         &quot;size is out of scaler range\n&quot;,
<span class="lineNum">    4426 </span>            :                         intel_crtc-&gt;pipe, scaler_user, src_w, src_h, dst_w, dst_h);
<span class="lineNum">    4427 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4428 </span>            :         }
<span class="lineNum">    4429 </span>            : 
<span class="lineNum">    4430 </span>            :         /* mark this plane as a scaler user in crtc_state */
<span class="lineNum">    4431 </span><span class="lineNoCov">          0 :         scaler_state-&gt;scaler_users |= (1 &lt;&lt; scaler_user);</span>
<span class="lineNum">    4432 </span>            :         DRM_DEBUG_KMS(&quot;scaler_user index %u.%u: &quot;
<span class="lineNum">    4433 </span>            :                 &quot;staged scaling request for %ux%u-&gt;%ux%u scaler_users = 0x%x\n&quot;,
<span class="lineNum">    4434 </span>            :                 intel_crtc-&gt;pipe, scaler_user, src_w, src_h, dst_w, dst_h,
<span class="lineNum">    4435 </span>            :                 scaler_state-&gt;scaler_users);
<span class="lineNum">    4436 </span>            : 
<span class="lineNum">    4437 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    4438 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4439 </span>            : 
<span class="lineNum">    4440 </span>            : /**
<span class="lineNum">    4441 </span>            :  * skl_update_scaler_crtc - Stages update to scaler state for a given crtc.
<span class="lineNum">    4442 </span>            :  *
<span class="lineNum">    4443 </span>            :  * @state: crtc's scaler state
<span class="lineNum">    4444 </span>            :  *
<span class="lineNum">    4445 </span>            :  * Return
<span class="lineNum">    4446 </span>            :  *     0 - scaler_usage updated successfully
<a name="4447"><span class="lineNum">    4447 </span>            :  *    error - requested scaling cannot be supported or other error condition</a>
<span class="lineNum">    4448 </span>            :  */
<span class="lineNum">    4449 </span><span class="lineNoCov">          0 : int skl_update_scaler_crtc(struct intel_crtc_state *state)</span>
<span class="lineNum">    4450 </span>            : {
<span class="lineNum">    4451 </span>            : #ifdef DRMDEBUG
<span class="lineNum">    4452 </span>            :         struct intel_crtc *intel_crtc = to_intel_crtc(state-&gt;base.crtc);
<span class="lineNum">    4453 </span>            : #endif
<span class="lineNum">    4454 </span><span class="lineNoCov">          0 :         const struct drm_display_mode *adjusted_mode = &amp;state-&gt;base.adjusted_mode;</span>
<span class="lineNum">    4455 </span>            : 
<span class="lineNum">    4456 </span>            :         DRM_DEBUG_KMS(&quot;Updating scaler for [CRTC:%i] scaler_user index %u.%u\n&quot;,
<span class="lineNum">    4457 </span>            :                       intel_crtc-&gt;base.base.id, intel_crtc-&gt;pipe, SKL_CRTC_INDEX);
<span class="lineNum">    4458 </span>            : 
<span class="lineNum">    4459 </span><span class="lineNoCov">          0 :         return skl_update_scaler(state, !state-&gt;base.active, SKL_CRTC_INDEX,</span>
<span class="lineNum">    4460 </span><span class="lineNoCov">          0 :                 &amp;state-&gt;scaler_state.scaler_id, BIT(DRM_ROTATE_0),</span>
<span class="lineNum">    4461 </span><span class="lineNoCov">          0 :                 state-&gt;pipe_src_w, state-&gt;pipe_src_h,</span>
<span class="lineNum">    4462 </span><span class="lineNoCov">          0 :                 adjusted_mode-&gt;crtc_hdisplay, adjusted_mode-&gt;crtc_vdisplay);</span>
<span class="lineNum">    4463 </span>            : }
<span class="lineNum">    4464 </span>            : 
<span class="lineNum">    4465 </span>            : /**
<span class="lineNum">    4466 </span>            :  * skl_update_scaler_plane - Stages update to scaler state for a given plane.
<span class="lineNum">    4467 </span>            :  *
<span class="lineNum">    4468 </span>            :  * @state: crtc's scaler state
<span class="lineNum">    4469 </span>            :  * @plane_state: atomic plane state to update
<span class="lineNum">    4470 </span>            :  *
<span class="lineNum">    4471 </span>            :  * Return
<span class="lineNum">    4472 </span>            :  *     0 - scaler_usage updated successfully
<a name="4473"><span class="lineNum">    4473 </span>            :  *    error - requested scaling cannot be supported or other error condition</a>
<span class="lineNum">    4474 </span>            :  */
<span class="lineNum">    4475 </span><span class="lineNoCov">          0 : static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state,</span>
<span class="lineNum">    4476 </span>            :                                    struct intel_plane_state *plane_state)
<span class="lineNum">    4477 </span>            : {
<span class="lineNum">    4478 </span>            : #ifdef DRMDEBUG
<span class="lineNum">    4479 </span>            :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state-&gt;base.crtc);
<span class="lineNum">    4480 </span>            : #endif
<span class="lineNum">    4481 </span>            :         struct intel_plane *intel_plane =
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :                 to_intel_plane(plane_state-&gt;base.plane);</span>
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = plane_state-&gt;base.fb;</span>
<span class="lineNum">    4484 </span>            :         int ret;
<span class="lineNum">    4485 </span>            : 
<span class="lineNum">    4486 </span><span class="lineNoCov">          0 :         bool force_detach = !fb || !plane_state-&gt;visible;</span>
<span class="lineNum">    4487 </span>            : 
<span class="lineNum">    4488 </span>            :         DRM_DEBUG_KMS(&quot;Updating scaler for [PLANE:%d] scaler_user index %u.%u\n&quot;,
<span class="lineNum">    4489 </span>            :                       intel_plane-&gt;base.base.id, intel_crtc-&gt;pipe,
<span class="lineNum">    4490 </span>            :                       drm_plane_index(&amp;intel_plane-&gt;base));
<span class="lineNum">    4491 </span>            : 
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :         ret = skl_update_scaler(crtc_state, force_detach,</span>
<span class="lineNum">    4493 </span><span class="lineNoCov">          0 :                                 drm_plane_index(&amp;intel_plane-&gt;base),</span>
<span class="lineNum">    4494 </span><span class="lineNoCov">          0 :                                 &amp;plane_state-&gt;scaler_id,</span>
<span class="lineNum">    4495 </span><span class="lineNoCov">          0 :                                 plane_state-&gt;base.rotation,</span>
<span class="lineNum">    4496 </span><span class="lineNoCov">          0 :                                 drm_rect_width(&amp;plane_state-&gt;src) &gt;&gt; 16,</span>
<span class="lineNum">    4497 </span><span class="lineNoCov">          0 :                                 drm_rect_height(&amp;plane_state-&gt;src) &gt;&gt; 16,</span>
<span class="lineNum">    4498 </span><span class="lineNoCov">          0 :                                 drm_rect_width(&amp;plane_state-&gt;dst),</span>
<span class="lineNum">    4499 </span><span class="lineNoCov">          0 :                                 drm_rect_height(&amp;plane_state-&gt;dst));</span>
<span class="lineNum">    4500 </span>            : 
<span class="lineNum">    4501 </span><span class="lineNoCov">          0 :         if (ret || plane_state-&gt;scaler_id &lt; 0)</span>
<span class="lineNum">    4502 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4503 </span>            : 
<span class="lineNum">    4504 </span>            :         /* check colorkey */
<span class="lineNum">    4505 </span><span class="lineNoCov">          0 :         if (plane_state-&gt;ckey.flags != I915_SET_COLORKEY_NONE) {</span>
<span class="lineNum">    4506 </span>            :                 DRM_DEBUG_KMS(&quot;[PLANE:%d] scaling with color key not allowed&quot;,
<span class="lineNum">    4507 </span>            :                               intel_plane-&gt;base.base.id);
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4509 </span>            :         }
<span class="lineNum">    4510 </span>            : 
<span class="lineNum">    4511 </span>            :         /* Check src format */
<span class="lineNum">    4512 </span><span class="lineNoCov">          0 :         switch (fb-&gt;pixel_format) {</span>
<span class="lineNum">    4513 </span>            :         case DRM_FORMAT_RGB565:
<span class="lineNum">    4514 </span>            :         case DRM_FORMAT_XBGR8888:
<span class="lineNum">    4515 </span>            :         case DRM_FORMAT_XRGB8888:
<span class="lineNum">    4516 </span>            :         case DRM_FORMAT_ABGR8888:
<span class="lineNum">    4517 </span>            :         case DRM_FORMAT_ARGB8888:
<span class="lineNum">    4518 </span>            :         case DRM_FORMAT_XRGB2101010:
<span class="lineNum">    4519 </span>            :         case DRM_FORMAT_XBGR2101010:
<span class="lineNum">    4520 </span>            :         case DRM_FORMAT_YUYV:
<span class="lineNum">    4521 </span>            :         case DRM_FORMAT_YVYU:
<span class="lineNum">    4522 </span>            :         case DRM_FORMAT_UYVY:
<span class="lineNum">    4523 </span>            :         case DRM_FORMAT_VYUY:
<span class="lineNum">    4524 </span>            :                 break;
<span class="lineNum">    4525 </span>            :         default:
<span class="lineNum">    4526 </span>            :                 DRM_DEBUG_KMS(&quot;[PLANE:%d] FB:%d unsupported scaling format 0x%x\n&quot;,
<span class="lineNum">    4527 </span>            :                         intel_plane-&gt;base.base.id, fb-&gt;base.id, fb-&gt;pixel_format);
<span class="lineNum">    4528 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4529 </span>            :         }
<span class="lineNum">    4530 </span>            : 
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4532"><span class="lineNum">    4532 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4533 </span>            : 
<span class="lineNum">    4534 </span><span class="lineNoCov">          0 : static void skylake_scaler_disable(struct intel_crtc *crtc)</span>
<span class="lineNum">    4535 </span>            : {
<span class="lineNum">    4536 </span>            :         int i;
<span class="lineNum">    4537 </span>            : 
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; crtc-&gt;num_scalers; i++)</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :                 skl_detach_scaler(crtc, i);</span>
<a name="4540"><span class="lineNum">    4540 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4541 </span>            : 
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 : static void skylake_pfit_enable(struct intel_crtc *crtc)</span>
<span class="lineNum">    4543 </span>            : {
<span class="lineNum">    4544 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    4545 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4546 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    4547 </span>            :         struct intel_crtc_scaler_state *scaler_state =
<span class="lineNum">    4548 </span><span class="lineNoCov">          0 :                 &amp;crtc-&gt;config-&gt;scaler_state;</span>
<span class="lineNum">    4549 </span>            : 
<span class="lineNum">    4550 </span>            :         DRM_DEBUG_KMS(&quot;for crtc_state = %p\n&quot;, crtc-&gt;config);
<span class="lineNum">    4551 </span>            : 
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 :         if (crtc-&gt;config-&gt;pch_pfit.enabled) {</span>
<span class="lineNum">    4553 </span>            :                 int id;
<span class="lineNum">    4554 </span>            : 
<span class="lineNum">    4555 </span><span class="lineNoCov">          0 :                 if (WARN_ON(crtc-&gt;config-&gt;scaler_state.scaler_id &lt; 0)) {</span>
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Requesting pfit without getting a scaler first\n&quot;);</span>
<span class="lineNum">    4557 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    4558 </span>            :                 }
<span class="lineNum">    4559 </span>            : 
<span class="lineNum">    4560 </span><span class="lineNoCov">          0 :                 id = scaler_state-&gt;scaler_id;</span>
<span class="lineNum">    4561 </span><span class="lineNoCov">          0 :                 I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN |</span>
<span class="lineNum">    4562 </span>            :                         PS_FILTER_MEDIUM | scaler_state-&gt;scalers[id].mode);
<span class="lineNum">    4563 </span><span class="lineNoCov">          0 :                 I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc-&gt;config-&gt;pch_pfit.pos);</span>
<span class="lineNum">    4564 </span><span class="lineNoCov">          0 :                 I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc-&gt;config-&gt;pch_pfit.size);</span>
<span class="lineNum">    4565 </span>            : 
<span class="lineNum">    4566 </span>            :                 DRM_DEBUG_KMS(&quot;for crtc_state = %p scaler_id = %d\n&quot;, crtc-&gt;config, id);
<span class="lineNum">    4567 </span><span class="lineNoCov">          0 :         }</span>
<a name="4568"><span class="lineNum">    4568 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4569 </span>            : 
<span class="lineNum">    4570 </span><span class="lineNoCov">          0 : static void ironlake_pfit_enable(struct intel_crtc *crtc)</span>
<span class="lineNum">    4571 </span>            : {
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    4573 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4574 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    4575 </span>            : 
<span class="lineNum">    4576 </span><span class="lineNoCov">          0 :         if (crtc-&gt;config-&gt;pch_pfit.enabled) {</span>
<span class="lineNum">    4577 </span>            :                 /* Force use of hard-coded filter coefficients
<span class="lineNum">    4578 </span>            :                  * as some pre-programmed values are broken,
<span class="lineNum">    4579 </span>            :                  * e.g. x201.
<span class="lineNum">    4580 </span>            :                  */
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :                 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))</span>
<span class="lineNum">    4582 </span><span class="lineNoCov">          0 :                         I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |</span>
<span class="lineNum">    4583 </span>            :                                                  PF_PIPE_SEL_IVB(pipe));
<span class="lineNum">    4584 </span>            :                 else
<span class="lineNum">    4585 </span><span class="lineNoCov">          0 :                         I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);</span>
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :                 I915_WRITE(PF_WIN_POS(pipe), crtc-&gt;config-&gt;pch_pfit.pos);</span>
<span class="lineNum">    4587 </span><span class="lineNoCov">          0 :                 I915_WRITE(PF_WIN_SZ(pipe), crtc-&gt;config-&gt;pch_pfit.size);</span>
<span class="lineNum">    4588 </span><span class="lineNoCov">          0 :         }</span>
<a name="4589"><span class="lineNum">    4589 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4590 </span>            : 
<span class="lineNum">    4591 </span><span class="lineNoCov">          0 : void hsw_enable_ips(struct intel_crtc *crtc)</span>
<span class="lineNum">    4592 </span>            : {
<span class="lineNum">    4593 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    4594 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4595 </span>            : 
<span class="lineNum">    4596 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;config-&gt;ips_enabled)</span>
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4598 </span>            : 
<span class="lineNum">    4599 </span>            :         /* We can only enable IPS after we enable a plane and wait for a vblank */
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 :         intel_wait_for_vblank(dev, crtc-&gt;pipe);</span>
<span class="lineNum">    4601 </span>            : 
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :         assert_plane_enabled(dev_priv, crtc-&gt;plane);</span>
<span class="lineNum">    4603 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev)) {</span>
<span class="lineNum">    4604 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :                 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000));</span>
<span class="lineNum">    4606 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4607 </span>            :                 /* Quoting Art Runyan: &quot;its not safe to expect any particular
<span class="lineNum">    4608 </span>            :                  * value in IPS_CTL bit 31 after enabling IPS through the
<span class="lineNum">    4609 </span>            :                  * mailbox.&quot; Moreover, the mailbox may return a bogus state,
<span class="lineNum">    4610 </span>            :                  * so we need to just enable it and continue on.
<span class="lineNum">    4611 </span>            :                  */
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :                 I915_WRITE(IPS_CTL, IPS_ENABLE);</span>
<span class="lineNum">    4614 </span>            :                 /* The bit only becomes 1 in the next vblank, so this wait here
<span class="lineNum">    4615 </span>            :                  * is essentially intel_wait_for_vblank. If we don't have this
<span class="lineNum">    4616 </span>            :                  * and don't wait for vblanks until the end of crtc_enable, then
<span class="lineNum">    4617 </span>            :                  * the HW state readout code will complain that the expected
<span class="lineNum">    4618 </span>            :                  * IPS_CTL value is not the one we read. */
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :                 if (wait_for(I915_READ_NOTRACE(IPS_CTL) &amp; IPS_ENABLE, 50))</span>
<span class="lineNum">    4620 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Timed out waiting for IPS enable\n&quot;);</span>
<span class="lineNum">    4621 </span>            :         }
<a name="4622"><span class="lineNum">    4622 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4623 </span>            : 
<span class="lineNum">    4624 </span><span class="lineNoCov">          0 : void hsw_disable_ips(struct intel_crtc *crtc)</span>
<span class="lineNum">    4625 </span>            : {
<span class="lineNum">    4626 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    4627 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4628 </span>            : 
<span class="lineNum">    4629 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;config-&gt;ips_enabled)</span>
<span class="lineNum">    4630 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4631 </span>            : 
<span class="lineNum">    4632 </span><span class="lineNoCov">          0 :         assert_plane_enabled(dev_priv, crtc-&gt;plane);</span>
<span class="lineNum">    4633 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev)) {</span>
<span class="lineNum">    4634 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4635 </span><span class="lineNoCov">          0 :                 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0));</span>
<span class="lineNum">    4636 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4637 </span>            :                 /* wait for pcode to finish disabling IPS, which may take up to 42ms */
<span class="lineNum">    4638 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ(IPS_CTL) &amp; IPS_ENABLE) == 0, 42))</span>
<span class="lineNum">    4639 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Timed out waiting for IPS disable\n&quot;);</span>
<span class="lineNum">    4640 </span>            :         } else {
<span class="lineNum">    4641 </span><span class="lineNoCov">          0 :                 I915_WRITE(IPS_CTL, 0);</span>
<span class="lineNum">    4642 </span><span class="lineNoCov">          0 :                 POSTING_READ(IPS_CTL);</span>
<span class="lineNum">    4643 </span>            :         }
<span class="lineNum">    4644 </span>            : 
<span class="lineNum">    4645 </span>            :         /* We need to wait for a vblank before we can disable the plane. */
<span class="lineNum">    4646 </span><span class="lineNoCov">          0 :         intel_wait_for_vblank(dev, crtc-&gt;pipe);</span>
<span class="lineNum">    4647 </span><span class="lineNoCov">          0 : }</span>
<a name="4648"><span class="lineNum">    4648 </span>            : </a>
<span class="lineNum">    4649 </span>            : /** Loads the palette/gamma unit for the CRTC with the prepared values */
<span class="lineNum">    4650 </span><span class="lineNoCov">          0 : static void intel_crtc_load_lut(struct drm_crtc *crtc)</span>
<span class="lineNum">    4651 </span>            : {
<span class="lineNum">    4652 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4653 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4654 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4655 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    4656 </span>            :         int i;
<span class="lineNum">    4657 </span>            :         bool reenable_ips = false;
<span class="lineNum">    4658 </span>            : 
<span class="lineNum">    4659 </span>            :         /* The clocks have to be on to load the palette. */
<span class="lineNum">    4660 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;state-&gt;active)</span>
<span class="lineNum">    4661 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4662 </span>            : 
<span class="lineNum">    4663 </span><span class="lineNoCov">          0 :         if (HAS_GMCH_DISPLAY(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :                 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI))</span>
<span class="lineNum">    4665 </span><span class="lineNoCov">          0 :                         assert_dsi_pll_enabled(dev_priv);</span>
<span class="lineNum">    4666 </span>            :                 else
<span class="lineNum">    4667 </span><span class="lineNoCov">          0 :                         assert_pll_enabled(dev_priv, pipe);</span>
<span class="lineNum">    4668 </span>            :         }
<span class="lineNum">    4669 </span>            : 
<span class="lineNum">    4670 </span>            :         /* Workaround : Do not read or write the pipe palette/gamma data while
<span class="lineNum">    4671 </span>            :          * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.
<span class="lineNum">    4672 </span>            :          */
<span class="lineNum">    4673 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) &amp;&amp; intel_crtc-&gt;config-&gt;ips_enabled &amp;&amp;</span>
<span class="lineNum">    4674 </span><span class="lineNoCov">          0 :             ((I915_READ(GAMMA_MODE(pipe)) &amp; GAMMA_MODE_MODE_MASK) ==</span>
<span class="lineNum">    4675 </span>            :              GAMMA_MODE_MODE_SPLIT)) {
<span class="lineNum">    4676 </span><span class="lineNoCov">          0 :                 hsw_disable_ips(intel_crtc);</span>
<span class="lineNum">    4677 </span>            :                 reenable_ips = true;
<span class="lineNum">    4678 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4679 </span>            : 
<span class="lineNum">    4680 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 256; i++) {</span>
<span class="lineNum">    4681 </span>            :                 u32 palreg;
<span class="lineNum">    4682 </span>            : 
<span class="lineNum">    4683 </span><span class="lineNoCov">          0 :                 if (HAS_GMCH_DISPLAY(dev))</span>
<span class="lineNum">    4684 </span><span class="lineNoCov">          0 :                         palreg = PALETTE(pipe, i);</span>
<span class="lineNum">    4685 </span>            :                 else
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 :                         palreg = LGC_PALETTE(pipe, i);</span>
<span class="lineNum">    4687 </span>            : 
<span class="lineNum">    4688 </span><span class="lineNoCov">          0 :                 I915_WRITE(palreg,</span>
<span class="lineNum">    4689 </span>            :                            (intel_crtc-&gt;lut_r[i] &lt;&lt; 16) |
<span class="lineNum">    4690 </span>            :                            (intel_crtc-&gt;lut_g[i] &lt;&lt; 8) |
<span class="lineNum">    4691 </span>            :                            intel_crtc-&gt;lut_b[i]);
<span class="lineNum">    4692 </span>            :         }
<span class="lineNum">    4693 </span>            : 
<span class="lineNum">    4694 </span><span class="lineNoCov">          0 :         if (reenable_ips)</span>
<span class="lineNum">    4695 </span><span class="lineNoCov">          0 :                 hsw_enable_ips(intel_crtc);</span>
<a name="4696"><span class="lineNum">    4696 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4697 </span>            : 
<span class="lineNum">    4698 </span><span class="lineNoCov">          0 : static void intel_crtc_dpms_overlay_disable(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    4699 </span>            : {
<span class="lineNum">    4700 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;overlay) {</span>
<span class="lineNum">    4701 </span><span class="lineNoCov">          0 :                 struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :                 struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4703 </span>            : 
<span class="lineNum">    4704 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    4705 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mm.interruptible = false;</span>
<span class="lineNum">    4706 </span><span class="lineNoCov">          0 :                 (void) intel_overlay_switch_off(intel_crtc-&gt;overlay);</span>
<span class="lineNum">    4707 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mm.interruptible = true;</span>
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    4709 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4710 </span>            : 
<span class="lineNum">    4711 </span>            :         /* Let userspace switch the overlay on again. In most cases userspace
<span class="lineNum">    4712 </span>            :          * has to recompute where to put it anyway.
<span class="lineNum">    4713 </span>            :          */
<span class="lineNum">    4714 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4715 </span>            : 
<span class="lineNum">    4716 </span>            : /**
<span class="lineNum">    4717 </span>            :  * intel_post_enable_primary - Perform operations after enabling primary plane
<span class="lineNum">    4718 </span>            :  * @crtc: the CRTC whose primary plane was just enabled
<span class="lineNum">    4719 </span>            :  *
<span class="lineNum">    4720 </span>            :  * Performs potentially sleeping operations that must be done after the primary
<span class="lineNum">    4721 </span>            :  * plane is enabled, such as updating FBC and IPS.  Note that this may be
<span class="lineNum">    4722 </span>            :  * called due to an explicit primary plane update, or due to an implicit
<span class="lineNum">    4723 </span>            :  * re-enable that is caused when a sprite plane is updated to no longer
<span class="lineNum">    4724 </span>            :  * completely hide the primary plane.
<a name="4725"><span class="lineNum">    4725 </span>            :  */</a>
<span class="lineNum">    4726 </span>            : static void
<span class="lineNum">    4727 </span><span class="lineNoCov">          0 : intel_post_enable_primary(struct drm_crtc *crtc)</span>
<span class="lineNum">    4728 </span>            : {
<span class="lineNum">    4729 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4730 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4731 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4732 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    4733 </span>            : 
<span class="lineNum">    4734 </span>            :         /*
<span class="lineNum">    4735 </span>            :          * BDW signals flip done immediately if the plane
<span class="lineNum">    4736 </span>            :          * is disabled, even if the plane enable is already
<span class="lineNum">    4737 </span>            :          * armed to occur at the next vblank :(
<span class="lineNum">    4738 </span>            :          */
<span class="lineNum">    4739 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev))</span>
<span class="lineNum">    4740 </span><span class="lineNoCov">          0 :                 intel_wait_for_vblank(dev, pipe);</span>
<span class="lineNum">    4741 </span>            : 
<span class="lineNum">    4742 </span>            :         /*
<span class="lineNum">    4743 </span>            :          * FIXME IPS should be fine as long as one plane is
<span class="lineNum">    4744 </span>            :          * enabled, but in practice it seems to have problems
<span class="lineNum">    4745 </span>            :          * when going from primary only to sprite only and vice
<span class="lineNum">    4746 </span>            :          * versa.
<span class="lineNum">    4747 </span>            :          */
<span class="lineNum">    4748 </span><span class="lineNoCov">          0 :         hsw_enable_ips(intel_crtc);</span>
<span class="lineNum">    4749 </span>            : 
<span class="lineNum">    4750 </span>            :         /*
<span class="lineNum">    4751 </span>            :          * Gen2 reports pipe underruns whenever all planes are disabled.
<span class="lineNum">    4752 </span>            :          * So don't enable underrun reporting before at least some planes
<span class="lineNum">    4753 </span>            :          * are enabled.
<span class="lineNum">    4754 </span>            :          * FIXME: Need to fix the logic to work when we turn off all planes
<span class="lineNum">    4755 </span>            :          * but leave the pipe running.
<span class="lineNum">    4756 </span>            :          */
<span class="lineNum">    4757 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    4758 </span><span class="lineNoCov">          0 :                 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);</span>
<span class="lineNum">    4759 </span>            : 
<span class="lineNum">    4760 </span>            :         /* Underruns don't raise interrupts, so check manually. */
<span class="lineNum">    4761 </span><span class="lineNoCov">          0 :         if (HAS_GMCH_DISPLAY(dev))</span>
<span class="lineNum">    4762 </span><span class="lineNoCov">          0 :                 i9xx_check_fifo_underruns(dev_priv);</span>
<span class="lineNum">    4763 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4764 </span>            : 
<span class="lineNum">    4765 </span>            : /**
<span class="lineNum">    4766 </span>            :  * intel_pre_disable_primary - Perform operations before disabling primary plane
<span class="lineNum">    4767 </span>            :  * @crtc: the CRTC whose primary plane is to be disabled
<span class="lineNum">    4768 </span>            :  *
<span class="lineNum">    4769 </span>            :  * Performs potentially sleeping operations that must be done before the
<span class="lineNum">    4770 </span>            :  * primary plane is disabled, such as updating FBC and IPS.  Note that this may
<span class="lineNum">    4771 </span>            :  * be called due to an explicit primary plane update, or due to an implicit
<span class="lineNum">    4772 </span>            :  * disable that is caused when a sprite plane completely hides the primary
<span class="lineNum">    4773 </span>            :  * plane.
<a name="4774"><span class="lineNum">    4774 </span>            :  */</a>
<span class="lineNum">    4775 </span>            : static void
<span class="lineNum">    4776 </span><span class="lineNoCov">          0 : intel_pre_disable_primary(struct drm_crtc *crtc)</span>
<span class="lineNum">    4777 </span>            : {
<span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4779 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4780 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4781 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    4782 </span>            : 
<span class="lineNum">    4783 </span>            :         /*
<span class="lineNum">    4784 </span>            :          * Gen2 reports pipe underruns whenever all planes are disabled.
<span class="lineNum">    4785 </span>            :          * So diasble underrun reporting before all the planes get disabled.
<span class="lineNum">    4786 </span>            :          * FIXME: Need to fix the logic to work when we turn off all planes
<span class="lineNum">    4787 </span>            :          * but leave the pipe running.
<span class="lineNum">    4788 </span>            :          */
<span class="lineNum">    4789 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    4790 </span><span class="lineNoCov">          0 :                 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);</span>
<span class="lineNum">    4791 </span>            : 
<span class="lineNum">    4792 </span>            :         /*
<span class="lineNum">    4793 </span>            :          * Vblank time updates from the shadow to live plane control register
<span class="lineNum">    4794 </span>            :          * are blocked if the memory self-refresh mode is active at that
<span class="lineNum">    4795 </span>            :          * moment. So to make sure the plane gets truly disabled, disable
<span class="lineNum">    4796 </span>            :          * first the self-refresh mode. The self-refresh enable bit in turn
<span class="lineNum">    4797 </span>            :          * will be checked/applied by the HW only at the next frame start
<span class="lineNum">    4798 </span>            :          * event which is after the vblank start event, so we need to have a
<span class="lineNum">    4799 </span>            :          * wait-for-vblank between disabling the plane and the pipe.
<span class="lineNum">    4800 </span>            :          */
<span class="lineNum">    4801 </span><span class="lineNoCov">          0 :         if (HAS_GMCH_DISPLAY(dev)) {</span>
<span class="lineNum">    4802 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">    4803 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;wm.vlv.cxsr = false;</span>
<span class="lineNum">    4804 </span><span class="lineNoCov">          0 :                 intel_wait_for_vblank(dev, pipe);</span>
<span class="lineNum">    4805 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4806 </span>            : 
<span class="lineNum">    4807 </span>            :         /*
<span class="lineNum">    4808 </span>            :          * FIXME IPS should be fine as long as one plane is
<span class="lineNum">    4809 </span>            :          * enabled, but in practice it seems to have problems
<span class="lineNum">    4810 </span>            :          * when going from primary only to sprite only and vice
<span class="lineNum">    4811 </span>            :          * versa.
<span class="lineNum">    4812 </span>            :          */
<span class="lineNum">    4813 </span><span class="lineNoCov">          0 :         hsw_disable_ips(intel_crtc);</span>
<a name="4814"><span class="lineNum">    4814 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4815 </span>            : 
<span class="lineNum">    4816 </span><span class="lineNoCov">          0 : static void intel_post_plane_update(struct intel_crtc *crtc)</span>
<span class="lineNum">    4817 </span>            : {
<span class="lineNum">    4818 </span><span class="lineNoCov">          0 :         struct intel_crtc_atomic_commit *atomic = &amp;crtc-&gt;atomic;</span>
<span class="lineNum">    4819 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    4820 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4821 </span>            :         struct drm_plane *plane;
<span class="lineNum">    4822 </span>            : 
<span class="lineNum">    4823 </span><span class="lineNoCov">          0 :         if (atomic-&gt;wait_vblank)</span>
<span class="lineNum">    4824 </span><span class="lineNoCov">          0 :                 intel_wait_for_vblank(dev, crtc-&gt;pipe);</span>
<span class="lineNum">    4825 </span>            : 
<span class="lineNum">    4826 </span><span class="lineNoCov">          0 :         intel_frontbuffer_flip(dev, atomic-&gt;fb_bits);</span>
<span class="lineNum">    4827 </span>            : 
<span class="lineNum">    4828 </span><span class="lineNoCov">          0 :         if (atomic-&gt;disable_cxsr)</span>
<span class="lineNum">    4829 </span><span class="lineNoCov">          0 :                 crtc-&gt;wm.cxsr_allowed = true;</span>
<span class="lineNum">    4830 </span>            : 
<span class="lineNum">    4831 </span><span class="lineNoCov">          0 :         if (crtc-&gt;atomic.update_wm_post)</span>
<span class="lineNum">    4832 </span><span class="lineNoCov">          0 :                 intel_update_watermarks(&amp;crtc-&gt;base);</span>
<span class="lineNum">    4833 </span>            : 
<span class="lineNum">    4834 </span><span class="lineNoCov">          0 :         if (atomic-&gt;update_fbc)</span>
<span class="lineNum">    4835 </span><span class="lineNoCov">          0 :                 intel_fbc_update(dev_priv);</span>
<span class="lineNum">    4836 </span>            : 
<span class="lineNum">    4837 </span><span class="lineNoCov">          0 :         if (atomic-&gt;post_enable_primary)</span>
<span class="lineNum">    4838 </span><span class="lineNoCov">          0 :                 intel_post_enable_primary(&amp;crtc-&gt;base);</span>
<span class="lineNum">    4839 </span>            : 
<span class="lineNum">    4840 </span><span class="lineNoCov">          0 :         drm_for_each_plane_mask(plane, dev, atomic-&gt;update_sprite_watermarks)</span>
<span class="lineNum">    4841 </span><span class="lineNoCov">          0 :                 intel_update_sprite_watermarks(plane, &amp;crtc-&gt;base,</span>
<span class="lineNum">    4842 </span>            :                                                0, 0, 0, false, false);
<span class="lineNum">    4843 </span>            : 
<span class="lineNum">    4844 </span><span class="lineNoCov">          0 :         memset(atomic, 0, sizeof(*atomic));</span>
<a name="4845"><span class="lineNum">    4845 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4846 </span>            : 
<span class="lineNum">    4847 </span><span class="lineNoCov">          0 : static void intel_pre_plane_update(struct intel_crtc *crtc)</span>
<span class="lineNum">    4848 </span>            : {
<span class="lineNum">    4849 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    4850 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4851 </span><span class="lineNoCov">          0 :         struct intel_crtc_atomic_commit *atomic = &amp;crtc-&gt;atomic;</span>
<span class="lineNum">    4852 </span>            :         struct drm_plane *p;
<span class="lineNum">    4853 </span>            : 
<span class="lineNum">    4854 </span>            :         /* Track fb's for any planes being disabled */
<span class="lineNum">    4855 </span><span class="lineNoCov">          0 :         drm_for_each_plane_mask(p, dev, atomic-&gt;disabled_planes) {</span>
<span class="lineNum">    4856 </span><span class="lineNoCov">          0 :                 struct intel_plane *plane = to_intel_plane(p);</span>
<span class="lineNum">    4857 </span>            : 
<span class="lineNum">    4858 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    4859 </span><span class="lineNoCov">          0 :                 i915_gem_track_fb(intel_fb_obj(plane-&gt;base.fb), NULL,</span>
<span class="lineNum">    4860 </span><span class="lineNoCov">          0 :                                   plane-&gt;frontbuffer_bit);</span>
<span class="lineNum">    4861 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    4862 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4863 </span>            : 
<span class="lineNum">    4864 </span><span class="lineNoCov">          0 :         if (atomic-&gt;wait_for_flips)</span>
<span class="lineNum">    4865 </span><span class="lineNoCov">          0 :                 intel_crtc_wait_for_pending_flips(&amp;crtc-&gt;base);</span>
<span class="lineNum">    4866 </span>            : 
<span class="lineNum">    4867 </span><span class="lineNoCov">          0 :         if (atomic-&gt;disable_fbc)</span>
<span class="lineNum">    4868 </span><span class="lineNoCov">          0 :                 intel_fbc_disable_crtc(crtc);</span>
<span class="lineNum">    4869 </span>            : 
<span class="lineNum">    4870 </span><span class="lineNoCov">          0 :         if (crtc-&gt;atomic.disable_ips)</span>
<span class="lineNum">    4871 </span><span class="lineNoCov">          0 :                 hsw_disable_ips(crtc);</span>
<span class="lineNum">    4872 </span>            : 
<span class="lineNum">    4873 </span><span class="lineNoCov">          0 :         if (atomic-&gt;pre_disable_primary)</span>
<span class="lineNum">    4874 </span><span class="lineNoCov">          0 :                 intel_pre_disable_primary(&amp;crtc-&gt;base);</span>
<span class="lineNum">    4875 </span>            : 
<span class="lineNum">    4876 </span><span class="lineNoCov">          0 :         if (atomic-&gt;disable_cxsr) {</span>
<span class="lineNum">    4877 </span><span class="lineNoCov">          0 :                 crtc-&gt;wm.cxsr_allowed = false;</span>
<span class="lineNum">    4878 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">    4879 </span><span class="lineNoCov">          0 :         }</span>
<a name="4880"><span class="lineNum">    4880 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4881 </span>            : 
<span class="lineNum">    4882 </span><span class="lineNoCov">          0 : static void intel_crtc_disable_planes(struct drm_crtc *crtc, unsigned plane_mask)</span>
<span class="lineNum">    4883 </span>            : {
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4885 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4886 </span>            :         struct drm_plane *p;
<span class="lineNum">    4887 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    4888 </span>            : 
<span class="lineNum">    4889 </span><span class="lineNoCov">          0 :         intel_crtc_dpms_overlay_disable(intel_crtc);</span>
<span class="lineNum">    4890 </span>            : 
<span class="lineNum">    4891 </span><span class="lineNoCov">          0 :         drm_for_each_plane_mask(p, dev, plane_mask)</span>
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :                 to_intel_plane(p)-&gt;disable_plane(p, crtc);</span>
<span class="lineNum">    4893 </span>            : 
<span class="lineNum">    4894 </span>            :         /*
<span class="lineNum">    4895 </span>            :          * FIXME: Once we grow proper nuclear flip support out of this we need
<span class="lineNum">    4896 </span>            :          * to compute the mask of flip planes precisely. For the time being
<span class="lineNum">    4897 </span>            :          * consider this a flip to a NULL plane.
<span class="lineNum">    4898 </span>            :          */
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 :         intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));</span>
<a name="4900"><span class="lineNum">    4900 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4901 </span>            : 
<span class="lineNum">    4902 </span><span class="lineNoCov">          0 : static void ironlake_crtc_enable(struct drm_crtc *crtc)</span>
<span class="lineNum">    4903 </span>            : {
<span class="lineNum">    4904 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4905 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4906 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4907 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    4908 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    4909 </span>            : 
<span class="lineNum">    4910 </span><span class="lineNoCov">          0 :         if (WARN_ON(intel_crtc-&gt;active))</span>
<span class="lineNum">    4911 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4912 </span>            : 
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder)</span>
<span class="lineNum">    4914 </span><span class="lineNoCov">          0 :                 intel_prepare_shared_dpll(intel_crtc);</span>
<span class="lineNum">    4915 </span>            : 
<span class="lineNum">    4916 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_dp_encoder)</span>
<span class="lineNum">    4917 </span><span class="lineNoCov">          0 :                 intel_dp_set_m_n(intel_crtc, M1_N1);</span>
<span class="lineNum">    4918 </span>            : 
<span class="lineNum">    4919 </span><span class="lineNoCov">          0 :         intel_set_pipe_timings(intel_crtc);</span>
<span class="lineNum">    4920 </span>            : 
<span class="lineNum">    4921 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder) {</span>
<span class="lineNum">    4922 </span><span class="lineNoCov">          0 :                 intel_cpu_transcoder_set_m_n(intel_crtc,</span>
<span class="lineNum">    4923 </span><span class="lineNoCov">          0 :                                      &amp;intel_crtc-&gt;config-&gt;fdi_m_n, NULL);</span>
<span class="lineNum">    4924 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4925 </span>            : 
<span class="lineNum">    4926 </span><span class="lineNoCov">          0 :         ironlake_set_pipeconf(crtc);</span>
<span class="lineNum">    4927 </span>            : 
<span class="lineNum">    4928 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;active = true;</span>
<span class="lineNum">    4929 </span>            : 
<span class="lineNum">    4930 </span><span class="lineNoCov">          0 :         intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);</span>
<span class="lineNum">    4931 </span><span class="lineNoCov">          0 :         intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true);</span>
<span class="lineNum">    4932 </span>            : 
<span class="lineNum">    4933 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    4934 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;pre_enable)</span>
<span class="lineNum">    4935 </span><span class="lineNoCov">          0 :                         encoder-&gt;pre_enable(encoder);</span>
<span class="lineNum">    4936 </span>            : 
<span class="lineNum">    4937 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder) {</span>
<span class="lineNum">    4938 </span>            :                 /* Note: FDI PLL enabling _must_ be done before we enable the
<span class="lineNum">    4939 </span>            :                  * cpu pipes, hence this is separate from all the other fdi/pch
<span class="lineNum">    4940 </span>            :                  * enabling. */
<span class="lineNum">    4941 </span><span class="lineNoCov">          0 :                 ironlake_fdi_pll_enable(intel_crtc);</span>
<span class="lineNum">    4942 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4943 </span><span class="lineNoCov">          0 :                 assert_fdi_tx_disabled(dev_priv, pipe);</span>
<span class="lineNum">    4944 </span><span class="lineNoCov">          0 :                 assert_fdi_rx_disabled(dev_priv, pipe);</span>
<span class="lineNum">    4945 </span>            :         }
<span class="lineNum">    4946 </span>            : 
<span class="lineNum">    4947 </span><span class="lineNoCov">          0 :         ironlake_pfit_enable(intel_crtc);</span>
<span class="lineNum">    4948 </span>            : 
<span class="lineNum">    4949 </span>            :         /*
<span class="lineNum">    4950 </span>            :          * On ILK+ LUT must be loaded before the pipe is running but with
<span class="lineNum">    4951 </span>            :          * clocks enabled
<span class="lineNum">    4952 </span>            :          */
<span class="lineNum">    4953 </span><span class="lineNoCov">          0 :         intel_crtc_load_lut(crtc);</span>
<span class="lineNum">    4954 </span>            : 
<span class="lineNum">    4955 </span><span class="lineNoCov">          0 :         intel_update_watermarks(crtc);</span>
<span class="lineNum">    4956 </span><span class="lineNoCov">          0 :         intel_enable_pipe(intel_crtc);</span>
<span class="lineNum">    4957 </span>            : 
<span class="lineNum">    4958 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder)</span>
<span class="lineNum">    4959 </span><span class="lineNoCov">          0 :                 ironlake_pch_enable(crtc);</span>
<span class="lineNum">    4960 </span>            : 
<span class="lineNum">    4961 </span><span class="lineNoCov">          0 :         assert_vblank_disabled(crtc);</span>
<span class="lineNum">    4962 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_on(crtc);</span>
<span class="lineNum">    4963 </span>            : 
<span class="lineNum">    4964 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    4965 </span><span class="lineNoCov">          0 :                 encoder-&gt;enable(encoder);</span>
<span class="lineNum">    4966 </span>            : 
<span class="lineNum">    4967 </span><span class="lineNoCov">          0 :         if (HAS_PCH_CPT(dev))</span>
<span class="lineNum">    4968 </span><span class="lineNoCov">          0 :                 cpt_verify_modeset(dev, intel_crtc-&gt;pipe);</span>
<span class="lineNum">    4969 </span><span class="lineNoCov">          0 : }</span>
<a name="4970"><span class="lineNum">    4970 </span>            : </a>
<span class="lineNum">    4971 </span>            : /* IPS only exists on ULT machines and is tied to pipe A. */
<span class="lineNum">    4972 </span><span class="lineNoCov">          0 : static bool hsw_crtc_supports_ips(struct intel_crtc *crtc)</span>
<span class="lineNum">    4973 </span>            : {
<span class="lineNum">    4974 </span><span class="lineNoCov">          0 :         return HAS_IPS(crtc-&gt;base.dev) &amp;&amp; crtc-&gt;pipe == PIPE_A;</span>
<a name="4975"><span class="lineNum">    4975 </span>            : }</a>
<span class="lineNum">    4976 </span>            : 
<span class="lineNum">    4977 </span><span class="lineNoCov">          0 : static void haswell_crtc_enable(struct drm_crtc *crtc)</span>
<span class="lineNum">    4978 </span>            : {
<span class="lineNum">    4979 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    4980 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4981 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    4982 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    4983 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe, hsw_workaround_pipe;</span>
<span class="lineNum">    4984 </span>            :         struct intel_crtc_state *pipe_config =
<span class="lineNum">    4985 </span><span class="lineNoCov">          0 :                 to_intel_crtc_state(crtc-&gt;state);</span>
<span class="lineNum">    4986 </span><span class="lineNoCov">          0 :         bool is_dsi = intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI);</span>
<span class="lineNum">    4987 </span>            : 
<span class="lineNum">    4988 </span><span class="lineNoCov">          0 :         if (WARN_ON(intel_crtc-&gt;active))</span>
<span class="lineNum">    4989 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4990 </span>            : 
<span class="lineNum">    4991 </span><span class="lineNoCov">          0 :         if (intel_crtc_to_shared_dpll(intel_crtc))</span>
<span class="lineNum">    4992 </span><span class="lineNoCov">          0 :                 intel_enable_shared_dpll(intel_crtc);</span>
<span class="lineNum">    4993 </span>            : 
<span class="lineNum">    4994 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_dp_encoder)</span>
<span class="lineNum">    4995 </span><span class="lineNoCov">          0 :                 intel_dp_set_m_n(intel_crtc, M1_N1);</span>
<span class="lineNum">    4996 </span>            : 
<span class="lineNum">    4997 </span><span class="lineNoCov">          0 :         intel_set_pipe_timings(intel_crtc);</span>
<span class="lineNum">    4998 </span>            : 
<span class="lineNum">    4999 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;cpu_transcoder != TRANSCODER_EDP) {</span>
<span class="lineNum">    5000 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_MULT(intel_crtc-&gt;config-&gt;cpu_transcoder),</span>
<span class="lineNum">    5001 </span>            :                            intel_crtc-&gt;config-&gt;pixel_multiplier - 1);
<span class="lineNum">    5002 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5003 </span>            : 
<span class="lineNum">    5004 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder) {</span>
<span class="lineNum">    5005 </span><span class="lineNoCov">          0 :                 intel_cpu_transcoder_set_m_n(intel_crtc,</span>
<span class="lineNum">    5006 </span><span class="lineNoCov">          0 :                                      &amp;intel_crtc-&gt;config-&gt;fdi_m_n, NULL);</span>
<span class="lineNum">    5007 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5008 </span>            : 
<span class="lineNum">    5009 </span><span class="lineNoCov">          0 :         haswell_set_pipeconf(crtc);</span>
<span class="lineNum">    5010 </span>            : 
<span class="lineNum">    5011 </span><span class="lineNoCov">          0 :         intel_set_pipe_csc(crtc);</span>
<span class="lineNum">    5012 </span>            : 
<span class="lineNum">    5013 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;active = true;</span>
<span class="lineNum">    5014 </span>            : 
<span class="lineNum">    5015 </span><span class="lineNoCov">          0 :         intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);</span>
<span class="lineNum">    5016 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder) {</span>
<span class="lineNum">    5017 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;pre_pll_enable)</span>
<span class="lineNum">    5018 </span><span class="lineNoCov">          0 :                         encoder-&gt;pre_pll_enable(encoder);</span>
<span class="lineNum">    5019 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;pre_enable)</span>
<span class="lineNum">    5020 </span><span class="lineNoCov">          0 :                         encoder-&gt;pre_enable(encoder);</span>
<span class="lineNum">    5021 </span>            :         }
<span class="lineNum">    5022 </span>            : 
<span class="lineNum">    5023 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder) {</span>
<span class="lineNum">    5024 </span><span class="lineNoCov">          0 :                 intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A,</span>
<span class="lineNum">    5025 </span>            :                                                       true);
<span class="lineNum">    5026 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.fdi_link_train(crtc);</span>
<span class="lineNum">    5027 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5028 </span>            : 
<span class="lineNum">    5029 </span><span class="lineNoCov">          0 :         if (!is_dsi)</span>
<span class="lineNum">    5030 </span><span class="lineNoCov">          0 :                 intel_ddi_enable_pipe_clock(intel_crtc);</span>
<span class="lineNum">    5031 </span>            : 
<span class="lineNum">    5032 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    5033 </span><span class="lineNoCov">          0 :                 skylake_pfit_enable(intel_crtc);</span>
<span class="lineNum">    5034 </span>            :         else
<span class="lineNum">    5035 </span><span class="lineNoCov">          0 :                 ironlake_pfit_enable(intel_crtc);</span>
<span class="lineNum">    5036 </span>            : 
<span class="lineNum">    5037 </span>            :         /*
<span class="lineNum">    5038 </span>            :          * On ILK+ LUT must be loaded before the pipe is running but with
<span class="lineNum">    5039 </span>            :          * clocks enabled
<span class="lineNum">    5040 </span>            :          */
<span class="lineNum">    5041 </span><span class="lineNoCov">          0 :         intel_crtc_load_lut(crtc);</span>
<span class="lineNum">    5042 </span>            : 
<span class="lineNum">    5043 </span><span class="lineNoCov">          0 :         intel_ddi_set_pipe_settings(crtc);</span>
<span class="lineNum">    5044 </span><span class="lineNoCov">          0 :         if (!is_dsi)</span>
<span class="lineNum">    5045 </span><span class="lineNoCov">          0 :                 intel_ddi_enable_transcoder_func(crtc);</span>
<span class="lineNum">    5046 </span>            : 
<span class="lineNum">    5047 </span><span class="lineNoCov">          0 :         intel_update_watermarks(crtc);</span>
<span class="lineNum">    5048 </span><span class="lineNoCov">          0 :         intel_enable_pipe(intel_crtc);</span>
<span class="lineNum">    5049 </span>            : 
<span class="lineNum">    5050 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder)</span>
<span class="lineNum">    5051 </span><span class="lineNoCov">          0 :                 lpt_pch_enable(crtc);</span>
<span class="lineNum">    5052 </span>            : 
<span class="lineNum">    5053 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;dp_encoder_is_mst &amp;&amp; !is_dsi)</span>
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :                 intel_ddi_set_vc_payload_alloc(crtc, true);</span>
<span class="lineNum">    5055 </span>            : 
<span class="lineNum">    5056 </span><span class="lineNoCov">          0 :         assert_vblank_disabled(crtc);</span>
<span class="lineNum">    5057 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_on(crtc);</span>
<span class="lineNum">    5058 </span>            : 
<span class="lineNum">    5059 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder) {</span>
<span class="lineNum">    5060 </span><span class="lineNoCov">          0 :                 encoder-&gt;enable(encoder);</span>
<span class="lineNum">    5061 </span><span class="lineNoCov">          0 :                 intel_opregion_notify_encoder(encoder, true);</span>
<span class="lineNum">    5062 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5063 </span>            : 
<span class="lineNum">    5064 </span>            :         /* If we change the relative order between pipe/planes enabling, we need
<span class="lineNum">    5065 </span>            :          * to change the workaround. */
<span class="lineNum">    5066 </span><span class="lineNoCov">          0 :         hsw_workaround_pipe = pipe_config-&gt;hsw_workaround_pipe;</span>
<span class="lineNum">    5067 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) &amp;&amp; hsw_workaround_pipe != INVALID_PIPE) {</span>
<span class="lineNum">    5068 </span><span class="lineNoCov">          0 :                 intel_wait_for_vblank(dev, hsw_workaround_pipe);</span>
<span class="lineNum">    5069 </span><span class="lineNoCov">          0 :                 intel_wait_for_vblank(dev, hsw_workaround_pipe);</span>
<span class="lineNum">    5070 </span><span class="lineNoCov">          0 :         }</span>
<a name="5071"><span class="lineNum">    5071 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5072 </span>            : 
<span class="lineNum">    5073 </span><span class="lineNoCov">          0 : static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force)</span>
<span class="lineNum">    5074 </span>            : {
<span class="lineNum">    5075 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    5076 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5077 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    5078 </span>            : 
<span class="lineNum">    5079 </span>            :         /* To avoid upsetting the power well on haswell only disable the pfit if
<span class="lineNum">    5080 </span>            :          * it's in use. The hw state code will make sure we get this right. */
<span class="lineNum">    5081 </span><span class="lineNoCov">          0 :         if (force || crtc-&gt;config-&gt;pch_pfit.enabled) {</span>
<span class="lineNum">    5082 </span><span class="lineNoCov">          0 :                 I915_WRITE(PF_CTL(pipe), 0);</span>
<span class="lineNum">    5083 </span><span class="lineNoCov">          0 :                 I915_WRITE(PF_WIN_POS(pipe), 0);</span>
<span class="lineNum">    5084 </span><span class="lineNoCov">          0 :                 I915_WRITE(PF_WIN_SZ(pipe), 0);</span>
<span class="lineNum">    5085 </span><span class="lineNoCov">          0 :         }</span>
<a name="5086"><span class="lineNum">    5086 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5087 </span>            : 
<span class="lineNum">    5088 </span><span class="lineNoCov">          0 : static void ironlake_crtc_disable(struct drm_crtc *crtc)</span>
<span class="lineNum">    5089 </span>            : {
<span class="lineNum">    5090 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    5091 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5092 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    5093 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    5094 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    5095 </span>            :         u32 reg, temp;
<span class="lineNum">    5096 </span>            : 
<span class="lineNum">    5097 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    5098 </span><span class="lineNoCov">          0 :                 encoder-&gt;disable(encoder);</span>
<span class="lineNum">    5099 </span>            : 
<span class="lineNum">    5100 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_off(crtc);</span>
<span class="lineNum">    5101 </span><span class="lineNoCov">          0 :         assert_vblank_disabled(crtc);</span>
<span class="lineNum">    5102 </span>            : 
<span class="lineNum">    5103 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder)</span>
<span class="lineNum">    5104 </span><span class="lineNoCov">          0 :                 intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false);</span>
<span class="lineNum">    5105 </span>            : 
<span class="lineNum">    5106 </span><span class="lineNoCov">          0 :         intel_disable_pipe(intel_crtc);</span>
<span class="lineNum">    5107 </span>            : 
<span class="lineNum">    5108 </span><span class="lineNoCov">          0 :         ironlake_pfit_disable(intel_crtc, false);</span>
<span class="lineNum">    5109 </span>            : 
<span class="lineNum">    5110 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder)</span>
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :                 ironlake_fdi_disable(crtc);</span>
<span class="lineNum">    5112 </span>            : 
<span class="lineNum">    5113 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    5114 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;post_disable)</span>
<span class="lineNum">    5115 </span><span class="lineNoCov">          0 :                         encoder-&gt;post_disable(encoder);</span>
<span class="lineNum">    5116 </span>            : 
<span class="lineNum">    5117 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder) {</span>
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :                 ironlake_disable_pch_transcoder(dev_priv, pipe);</span>
<span class="lineNum">    5119 </span>            : 
<span class="lineNum">    5120 </span><span class="lineNoCov">          0 :                 if (HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">    5121 </span>            :                         /* disable TRANS_DP_CTL */
<span class="lineNum">    5122 </span><span class="lineNoCov">          0 :                         reg = TRANS_DP_CTL(pipe);</span>
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :                         temp = I915_READ(reg);</span>
<span class="lineNum">    5124 </span><span class="lineNoCov">          0 :                         temp &amp;= ~(TRANS_DP_OUTPUT_ENABLE |</span>
<span class="lineNum">    5125 </span>            :                                   TRANS_DP_PORT_SEL_MASK);
<span class="lineNum">    5126 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DP_PORT_SEL_NONE;</span>
<span class="lineNum">    5127 </span><span class="lineNoCov">          0 :                         I915_WRITE(reg, temp);</span>
<span class="lineNum">    5128 </span>            : 
<span class="lineNum">    5129 </span>            :                         /* disable DPLL_SEL */
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :                         temp = I915_READ(PCH_DPLL_SEL);</span>
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :                         temp &amp;= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe));</span>
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :                         I915_WRITE(PCH_DPLL_SEL, temp);</span>
<span class="lineNum">    5133 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5134 </span>            : 
<span class="lineNum">    5135 </span><span class="lineNoCov">          0 :                 ironlake_fdi_pll_disable(intel_crtc);</span>
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :         }</span>
<a name="5137"><span class="lineNum">    5137 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5138 </span>            : 
<span class="lineNum">    5139 </span><span class="lineNoCov">          0 : static void haswell_crtc_disable(struct drm_crtc *crtc)</span>
<span class="lineNum">    5140 </span>            : {
<span class="lineNum">    5141 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    5142 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5143 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    5144 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    5146 </span><span class="lineNoCov">          0 :         bool is_dsi = intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI);</span>
<span class="lineNum">    5147 </span>            : 
<span class="lineNum">    5148 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder) {</span>
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :                 intel_opregion_notify_encoder(encoder, false);</span>
<span class="lineNum">    5150 </span><span class="lineNoCov">          0 :                 encoder-&gt;disable(encoder);</span>
<span class="lineNum">    5151 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5152 </span>            : 
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_off(crtc);</span>
<span class="lineNum">    5154 </span><span class="lineNoCov">          0 :         assert_vblank_disabled(crtc);</span>
<span class="lineNum">    5155 </span>            : 
<span class="lineNum">    5156 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder)</span>
<span class="lineNum">    5157 </span><span class="lineNoCov">          0 :                 intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A,</span>
<span class="lineNum">    5158 </span>            :                                                       false);
<span class="lineNum">    5159 </span><span class="lineNoCov">          0 :         intel_disable_pipe(intel_crtc);</span>
<span class="lineNum">    5160 </span>            : 
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;dp_encoder_is_mst)</span>
<span class="lineNum">    5162 </span><span class="lineNoCov">          0 :                 intel_ddi_set_vc_payload_alloc(crtc, false);</span>
<span class="lineNum">    5163 </span>            : 
<span class="lineNum">    5164 </span><span class="lineNoCov">          0 :         if (!is_dsi)</span>
<span class="lineNum">    5165 </span><span class="lineNoCov">          0 :                 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);</span>
<span class="lineNum">    5166 </span>            : 
<span class="lineNum">    5167 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    5168 </span><span class="lineNoCov">          0 :                 skylake_scaler_disable(intel_crtc);</span>
<span class="lineNum">    5169 </span>            :         else
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 :                 ironlake_pfit_disable(intel_crtc, false);</span>
<span class="lineNum">    5171 </span>            : 
<span class="lineNum">    5172 </span><span class="lineNoCov">          0 :         if (!is_dsi)</span>
<span class="lineNum">    5173 </span><span class="lineNoCov">          0 :                 intel_ddi_disable_pipe_clock(intel_crtc);</span>
<span class="lineNum">    5174 </span>            : 
<span class="lineNum">    5175 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_pch_encoder) {</span>
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :                 lpt_disable_pch_transcoder(dev_priv);</span>
<span class="lineNum">    5177 </span><span class="lineNoCov">          0 :                 intel_ddi_fdi_disable(crtc);</span>
<span class="lineNum">    5178 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5179 </span>            : 
<span class="lineNum">    5180 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    5181 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;post_disable)</span>
<span class="lineNum">    5182 </span><span class="lineNoCov">          0 :                         encoder-&gt;post_disable(encoder);</span>
<a name="5183"><span class="lineNum">    5183 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5184 </span>            : 
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 : static void i9xx_pfit_enable(struct intel_crtc *crtc)</span>
<span class="lineNum">    5186 </span>            : {
<span class="lineNum">    5187 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    5188 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5189 </span><span class="lineNoCov">          0 :         struct intel_crtc_state *pipe_config = crtc-&gt;config;</span>
<span class="lineNum">    5190 </span>            : 
<span class="lineNum">    5191 </span><span class="lineNoCov">          0 :         if (!pipe_config-&gt;gmch_pfit.control)</span>
<span class="lineNum">    5192 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5193 </span>            : 
<span class="lineNum">    5194 </span>            :         /*
<span class="lineNum">    5195 </span>            :          * The panel fitter should only be adjusted whilst the pipe is disabled,
<span class="lineNum">    5196 </span>            :          * according to register description and PRM.
<span class="lineNum">    5197 </span>            :          */
<span class="lineNum">    5198 </span><span class="lineNoCov">          0 :         WARN_ON(I915_READ(PFIT_CONTROL) &amp; PFIT_ENABLE);</span>
<span class="lineNum">    5199 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">    5200 </span>            : 
<span class="lineNum">    5201 </span><span class="lineNoCov">          0 :         I915_WRITE(PFIT_PGM_RATIOS, pipe_config-&gt;gmch_pfit.pgm_ratios);</span>
<span class="lineNum">    5202 </span><span class="lineNoCov">          0 :         I915_WRITE(PFIT_CONTROL, pipe_config-&gt;gmch_pfit.control);</span>
<span class="lineNum">    5203 </span>            : 
<span class="lineNum">    5204 </span>            :         /* Border color in case we don't scale up to the full screen. Black by
<span class="lineNum">    5205 </span>            :          * default, change to something else for debugging. */
<span class="lineNum">    5206 </span><span class="lineNoCov">          0 :         I915_WRITE(BCLRPAT(crtc-&gt;pipe), 0);</span>
<a name="5207"><span class="lineNum">    5207 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5208 </span>            : 
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 : static enum intel_display_power_domain port_to_power_domain(enum port port)</span>
<span class="lineNum">    5210 </span>            : {
<span class="lineNum">    5211 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    5212 </span>            :         case PORT_A:
<span class="lineNum">    5213 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_DDI_A_4_LANES;</span>
<span class="lineNum">    5214 </span>            :         case PORT_B:
<span class="lineNum">    5215 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_DDI_B_4_LANES;</span>
<span class="lineNum">    5216 </span>            :         case PORT_C:
<span class="lineNum">    5217 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_DDI_C_4_LANES;</span>
<span class="lineNum">    5218 </span>            :         case PORT_D:
<span class="lineNum">    5219 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_DDI_D_4_LANES;</span>
<span class="lineNum">    5220 </span>            :         case PORT_E:
<span class="lineNum">    5221 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_DDI_E_2_LANES;</span>
<span class="lineNum">    5222 </span>            :         default:
<span class="lineNum">    5223 </span><span class="lineNoCov">          0 :                 MISSING_CASE(port);</span>
<span class="lineNum">    5224 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_OTHER;</span>
<span class="lineNum">    5225 </span>            :         }
<a name="5226"><span class="lineNum">    5226 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5227 </span>            : 
<span class="lineNum">    5228 </span><span class="lineNoCov">          0 : static enum intel_display_power_domain port_to_aux_power_domain(enum port port)</span>
<span class="lineNum">    5229 </span>            : {
<span class="lineNum">    5230 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    5231 </span>            :         case PORT_A:
<span class="lineNum">    5232 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_AUX_A;</span>
<span class="lineNum">    5233 </span>            :         case PORT_B:
<span class="lineNum">    5234 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_AUX_B;</span>
<span class="lineNum">    5235 </span>            :         case PORT_C:
<span class="lineNum">    5236 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_AUX_C;</span>
<span class="lineNum">    5237 </span>            :         case PORT_D:
<span class="lineNum">    5238 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_AUX_D;</span>
<span class="lineNum">    5239 </span>            :         case PORT_E:
<span class="lineNum">    5240 </span>            :                 /* FIXME: Check VBT for actual wiring of PORT E */
<span class="lineNum">    5241 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_AUX_D;</span>
<span class="lineNum">    5242 </span>            :         default:
<span class="lineNum">    5243 </span><span class="lineNoCov">          0 :                 MISSING_CASE(port);</span>
<span class="lineNum">    5244 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_AUX_A;</span>
<span class="lineNum">    5245 </span>            :         }
<span class="lineNum">    5246 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5247 </span>            : 
<span class="lineNum">    5248 </span>            : #define for_each_power_domain(domain, mask)                             \
<span class="lineNum">    5249 </span>            :         for ((domain) = 0; (domain) &lt; POWER_DOMAIN_NUM; (domain)++)  \
<span class="lineNum">    5250 </span>            :                 if ((1 &lt;&lt; (domain)) &amp; (mask))
<a name="5251"><span class="lineNum">    5251 </span>            : </a>
<span class="lineNum">    5252 </span>            : enum intel_display_power_domain
<span class="lineNum">    5253 </span><span class="lineNoCov">          0 : intel_display_port_power_domain(struct intel_encoder *intel_encoder)</span>
<span class="lineNum">    5254 </span>            : {
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_encoder-&gt;base.dev;</span>
<span class="lineNum">    5256 </span>            :         struct intel_digital_port *intel_dig_port;
<span class="lineNum">    5257 </span>            : 
<span class="lineNum">    5258 </span><span class="lineNoCov">          0 :         switch (intel_encoder-&gt;type) {</span>
<span class="lineNum">    5259 </span>            :         case INTEL_OUTPUT_UNKNOWN:
<span class="lineNum">    5260 </span>            :                 /* Only DDI platforms should ever use this output type */
<span class="lineNum">    5261 </span><span class="lineNoCov">          0 :                 WARN_ON_ONCE(!HAS_DDI(dev));</span>
<span class="lineNum">    5262 </span>            :         case INTEL_OUTPUT_DISPLAYPORT:
<span class="lineNum">    5263 </span>            :         case INTEL_OUTPUT_HDMI:
<span class="lineNum">    5264 </span>            :         case INTEL_OUTPUT_EDP:
<span class="lineNum">    5265 </span><span class="lineNoCov">          0 :                 intel_dig_port = enc_to_dig_port(&amp;intel_encoder-&gt;base);</span>
<span class="lineNum">    5266 </span><span class="lineNoCov">          0 :                 return port_to_power_domain(intel_dig_port-&gt;port);</span>
<span class="lineNum">    5267 </span>            :         case INTEL_OUTPUT_DP_MST:
<span class="lineNum">    5268 </span><span class="lineNoCov">          0 :                 intel_dig_port = enc_to_mst(&amp;intel_encoder-&gt;base)-&gt;primary;</span>
<span class="lineNum">    5269 </span><span class="lineNoCov">          0 :                 return port_to_power_domain(intel_dig_port-&gt;port);</span>
<span class="lineNum">    5270 </span>            :         case INTEL_OUTPUT_ANALOG:
<span class="lineNum">    5271 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_CRT;</span>
<span class="lineNum">    5272 </span>            :         case INTEL_OUTPUT_DSI:
<span class="lineNum">    5273 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_DSI;</span>
<span class="lineNum">    5274 </span>            :         default:
<span class="lineNum">    5275 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_PORT_OTHER;</span>
<span class="lineNum">    5276 </span>            :         }
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 : }</span>
<a name="5278"><span class="lineNum">    5278 </span>            : </a>
<span class="lineNum">    5279 </span>            : enum intel_display_power_domain
<span class="lineNum">    5280 </span><span class="lineNoCov">          0 : intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder)</span>
<span class="lineNum">    5281 </span>            : {
<span class="lineNum">    5282 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_encoder-&gt;base.dev;</span>
<span class="lineNum">    5283 </span>            :         struct intel_digital_port *intel_dig_port;
<span class="lineNum">    5284 </span>            : 
<span class="lineNum">    5285 </span><span class="lineNoCov">          0 :         switch (intel_encoder-&gt;type) {</span>
<span class="lineNum">    5286 </span>            :         case INTEL_OUTPUT_UNKNOWN:
<span class="lineNum">    5287 </span>            :         case INTEL_OUTPUT_HDMI:
<span class="lineNum">    5288 </span>            :                 /*
<span class="lineNum">    5289 </span>            :                  * Only DDI platforms should ever use these output types.
<span class="lineNum">    5290 </span>            :                  * We can get here after the HDMI detect code has already set
<span class="lineNum">    5291 </span>            :                  * the type of the shared encoder. Since we can't be sure
<span class="lineNum">    5292 </span>            :                  * what's the status of the given connectors, play safe and
<span class="lineNum">    5293 </span>            :                  * run the DP detection too.
<span class="lineNum">    5294 </span>            :                  */
<span class="lineNum">    5295 </span><span class="lineNoCov">          0 :                 WARN_ON_ONCE(!HAS_DDI(dev));</span>
<span class="lineNum">    5296 </span>            :         case INTEL_OUTPUT_DISPLAYPORT:
<span class="lineNum">    5297 </span>            :         case INTEL_OUTPUT_EDP:
<span class="lineNum">    5298 </span><span class="lineNoCov">          0 :                 intel_dig_port = enc_to_dig_port(&amp;intel_encoder-&gt;base);</span>
<span class="lineNum">    5299 </span><span class="lineNoCov">          0 :                 return port_to_aux_power_domain(intel_dig_port-&gt;port);</span>
<span class="lineNum">    5300 </span>            :         case INTEL_OUTPUT_DP_MST:
<span class="lineNum">    5301 </span><span class="lineNoCov">          0 :                 intel_dig_port = enc_to_mst(&amp;intel_encoder-&gt;base)-&gt;primary;</span>
<span class="lineNum">    5302 </span><span class="lineNoCov">          0 :                 return port_to_aux_power_domain(intel_dig_port-&gt;port);</span>
<span class="lineNum">    5303 </span>            :         default:
<span class="lineNum">    5304 </span><span class="lineNoCov">          0 :                 MISSING_CASE(intel_encoder-&gt;type);</span>
<span class="lineNum">    5305 </span><span class="lineNoCov">          0 :                 return POWER_DOMAIN_AUX_A;</span>
<span class="lineNum">    5306 </span>            :         }
<a name="5307"><span class="lineNum">    5307 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5308 </span>            : 
<span class="lineNum">    5309 </span><span class="lineNoCov">          0 : static unsigned long get_crtc_power_domains(struct drm_crtc *crtc)</span>
<span class="lineNum">    5310 </span>            : {
<span class="lineNum">    5311 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    5312 </span>            :         struct intel_encoder *intel_encoder;
<span class="lineNum">    5313 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    5314 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    5315 </span>            :         unsigned long mask;
<span class="lineNum">    5316 </span>            :         enum transcoder transcoder;
<span class="lineNum">    5317 </span>            : 
<span class="lineNum">    5318 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;state-&gt;active)</span>
<span class="lineNum">    5319 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5320 </span>            : 
<span class="lineNum">    5321 </span><span class="lineNoCov">          0 :         transcoder = intel_pipe_to_cpu_transcoder(dev-&gt;dev_private, pipe);</span>
<span class="lineNum">    5322 </span>            : 
<span class="lineNum">    5323 </span><span class="lineNoCov">          0 :         mask = BIT(POWER_DOMAIN_PIPE(pipe));</span>
<span class="lineNum">    5324 </span><span class="lineNoCov">          0 :         mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder));</span>
<span class="lineNum">    5325 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;pch_pfit.enabled ||</span>
<span class="lineNum">    5326 </span><span class="lineNoCov">          0 :             intel_crtc-&gt;config-&gt;pch_pfit.force_thru)</span>
<span class="lineNum">    5327 </span><span class="lineNoCov">          0 :                 mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe));</span>
<span class="lineNum">    5328 </span>            : 
<span class="lineNum">    5329 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, intel_encoder)</span>
<span class="lineNum">    5330 </span><span class="lineNoCov">          0 :                 mask |= BIT(intel_display_port_power_domain(intel_encoder));</span>
<span class="lineNum">    5331 </span>            : 
<span class="lineNum">    5332 </span><span class="lineNoCov">          0 :         return mask;</span>
<a name="5333"><span class="lineNum">    5333 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5334 </span>            : 
<span class="lineNum">    5335 </span><span class="lineNoCov">          0 : static unsigned long modeset_get_crtc_power_domains(struct drm_crtc *crtc)</span>
<span class="lineNum">    5336 </span>            : {
<span class="lineNum">    5337 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    5338 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    5339 </span>            :         enum intel_display_power_domain domain;
<span class="lineNum">    5340 </span>            :         unsigned long domains, new_domains, old_domains;
<span class="lineNum">    5341 </span>            : 
<span class="lineNum">    5342 </span><span class="lineNoCov">          0 :         old_domains = intel_crtc-&gt;enabled_power_domains;</span>
<span class="lineNum">    5343 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;enabled_power_domains = new_domains = get_crtc_power_domains(crtc);</span>
<span class="lineNum">    5344 </span>            : 
<span class="lineNum">    5345 </span><span class="lineNoCov">          0 :         domains = new_domains &amp; ~old_domains;</span>
<span class="lineNum">    5346 </span>            : 
<span class="lineNum">    5347 </span><span class="lineNoCov">          0 :         for_each_power_domain(domain, domains)</span>
<span class="lineNum">    5348 </span><span class="lineNoCov">          0 :                 intel_display_power_get(dev_priv, domain);</span>
<span class="lineNum">    5349 </span>            : 
<span class="lineNum">    5350 </span><span class="lineNoCov">          0 :         return old_domains &amp; ~new_domains;</span>
<a name="5351"><span class="lineNum">    5351 </span>            : }</a>
<span class="lineNum">    5352 </span>            : 
<span class="lineNum">    5353 </span><span class="lineNoCov">          0 : static void modeset_put_power_domains(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    5354 </span>            :                                       unsigned long domains)
<span class="lineNum">    5355 </span>            : {
<span class="lineNum">    5356 </span>            :         enum intel_display_power_domain domain;
<span class="lineNum">    5357 </span>            : 
<span class="lineNum">    5358 </span><span class="lineNoCov">          0 :         for_each_power_domain(domain, domains)</span>
<span class="lineNum">    5359 </span><span class="lineNoCov">          0 :                 intel_display_power_put(dev_priv, domain);</span>
<a name="5360"><span class="lineNum">    5360 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5361 </span>            : 
<span class="lineNum">    5362 </span><span class="lineNoCov">          0 : static void modeset_update_crtc_power_domains(struct drm_atomic_state *state)</span>
<span class="lineNum">    5363 </span>            : {
<span class="lineNum">    5364 </span><span class="lineNoCov">          0 :         struct drm_device *dev = state-&gt;dev;</span>
<span class="lineNum">    5365 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5366 </span><span class="lineNoCov">          0 :         unsigned long put_domains[I915_MAX_PIPES] = {};</span>
<span class="lineNum">    5367 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">    5368 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    5369 </span>            :         int i;
<span class="lineNum">    5370 </span>            : 
<span class="lineNum">    5371 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(state, crtc, crtc_state, i) {</span>
<span class="lineNum">    5372 </span><span class="lineNoCov">          0 :                 if (needs_modeset(crtc-&gt;state))</span>
<span class="lineNum">    5373 </span><span class="lineNoCov">          0 :                         put_domains[to_intel_crtc(crtc)-&gt;pipe] =</span>
<span class="lineNum">    5374 </span><span class="lineNoCov">          0 :                                 modeset_get_crtc_power_domains(crtc);</span>
<span class="lineNum">    5375 </span>            :         }
<span class="lineNum">    5376 </span>            : 
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display.modeset_commit_cdclk) {</span>
<span class="lineNum">    5378 </span><span class="lineNoCov">          0 :                 unsigned int cdclk = to_intel_atomic_state(state)-&gt;cdclk;</span>
<span class="lineNum">    5379 </span>            : 
<span class="lineNum">    5380 </span><span class="lineNoCov">          0 :                 if (cdclk != dev_priv-&gt;cdclk_freq &amp;&amp;</span>
<span class="lineNum">    5381 </span><span class="lineNoCov">          0 :                     !WARN_ON(!state-&gt;allow_modeset))</span>
<span class="lineNum">    5382 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.modeset_commit_cdclk(state);</span>
<span class="lineNum">    5383 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5384 </span>            : 
<span class="lineNum">    5385 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; I915_MAX_PIPES; i++)</span>
<span class="lineNum">    5386 </span><span class="lineNoCov">          0 :                 if (put_domains[i])</span>
<span class="lineNum">    5387 </span><span class="lineNoCov">          0 :                         modeset_put_power_domains(dev_priv, put_domains[i]);</span>
<a name="5388"><span class="lineNum">    5388 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5389 </span>            : 
<span class="lineNum">    5390 </span><span class="lineNoCov">          0 : static int intel_compute_max_dotclk(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5391 </span>            : {
<span class="lineNum">    5392 </span><span class="lineNoCov">          0 :         int max_cdclk_freq = dev_priv-&gt;max_cdclk_freq;</span>
<span class="lineNum">    5393 </span>            : 
<span class="lineNum">    5394 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv)-&gt;gen &gt;= 9 ||</span>
<span class="lineNum">    5395 </span><span class="lineNoCov">          0 :             IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))</span>
<span class="lineNum">    5396 </span><span class="lineNoCov">          0 :                 return max_cdclk_freq;</span>
<span class="lineNum">    5397 </span><span class="lineNoCov">          0 :         else if (IS_CHERRYVIEW(dev_priv))</span>
<span class="lineNum">    5398 </span><span class="lineNoCov">          0 :                 return max_cdclk_freq*95/100;</span>
<span class="lineNum">    5399 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev_priv)-&gt;gen &lt; 4)</span>
<span class="lineNum">    5400 </span><span class="lineNoCov">          0 :                 return 2*max_cdclk_freq*90/100;</span>
<span class="lineNum">    5401 </span>            :         else
<span class="lineNum">    5402 </span><span class="lineNoCov">          0 :                 return max_cdclk_freq*90/100;</span>
<a name="5403"><span class="lineNum">    5403 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5404 </span>            : 
<span class="lineNum">    5405 </span><span class="lineNoCov">          0 : static void intel_update_max_cdclk(struct drm_device *dev)</span>
<span class="lineNum">    5406 </span>            : {
<span class="lineNum">    5407 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5408 </span>            : 
<span class="lineNum">    5409 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">    5410 </span><span class="lineNoCov">          0 :                 u32 limit = I915_READ(SKL_DFSM) &amp; SKL_DFSM_CDCLK_LIMIT_MASK;</span>
<span class="lineNum">    5411 </span>            : 
<span class="lineNum">    5412 </span><span class="lineNoCov">          0 :                 if (limit == SKL_DFSM_CDCLK_LIMIT_675)</span>
<span class="lineNum">    5413 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 675000;</span>
<span class="lineNum">    5414 </span><span class="lineNoCov">          0 :                 else if (limit == SKL_DFSM_CDCLK_LIMIT_540)</span>
<span class="lineNum">    5415 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 540000;</span>
<span class="lineNum">    5416 </span><span class="lineNoCov">          0 :                 else if (limit == SKL_DFSM_CDCLK_LIMIT_450)</span>
<span class="lineNum">    5417 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 450000;</span>
<span class="lineNum">    5418 </span>            :                 else
<span class="lineNum">    5419 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 337500;</span>
<span class="lineNum">    5420 </span><span class="lineNoCov">          0 :         } else if (IS_BROADWELL(dev))  {</span>
<span class="lineNum">    5421 </span>            :                 /*
<span class="lineNum">    5422 </span>            :                  * FIXME with extra cooling we can allow
<span class="lineNum">    5423 </span>            :                  * 540 MHz for ULX and 675 Mhz for ULT.
<span class="lineNum">    5424 </span>            :                  * How can we know if extra cooling is
<span class="lineNum">    5425 </span>            :                  * available? PCI ID, VTB, something else?
<span class="lineNum">    5426 </span>            :                  */
<span class="lineNum">    5427 </span><span class="lineNoCov">          0 :                 if (I915_READ(FUSE_STRAP) &amp; HSW_CDCLK_LIMIT)</span>
<span class="lineNum">    5428 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 450000;</span>
<span class="lineNum">    5429 </span><span class="lineNoCov">          0 :                 else if (IS_BDW_ULX(dev))</span>
<span class="lineNum">    5430 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 450000;</span>
<span class="lineNum">    5431 </span><span class="lineNoCov">          0 :                 else if (IS_BDW_ULT(dev))</span>
<span class="lineNum">    5432 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 540000;</span>
<span class="lineNum">    5433 </span>            :                 else
<span class="lineNum">    5434 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;max_cdclk_freq = 675000;</span>
<span class="lineNum">    5435 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    5436 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;max_cdclk_freq = 320000;</span>
<span class="lineNum">    5437 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    5438 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;max_cdclk_freq = 400000;</span>
<span class="lineNum">    5439 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5440 </span>            :                 /* otherwise assume cdclk is fixed */
<span class="lineNum">    5441 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;max_cdclk_freq = dev_priv-&gt;cdclk_freq;</span>
<span class="lineNum">    5442 </span>            :         }
<span class="lineNum">    5443 </span>            : 
<span class="lineNum">    5444 </span><span class="lineNoCov">          0 :         dev_priv-&gt;max_dotclk_freq = intel_compute_max_dotclk(dev_priv);</span>
<span class="lineNum">    5445 </span>            : 
<span class="lineNum">    5446 </span>            :         DRM_DEBUG_DRIVER(&quot;Max CD clock rate: %d kHz\n&quot;,
<span class="lineNum">    5447 </span>            :                          dev_priv-&gt;max_cdclk_freq);
<span class="lineNum">    5448 </span>            : 
<span class="lineNum">    5449 </span>            :         DRM_DEBUG_DRIVER(&quot;Max dotclock rate: %d kHz\n&quot;,
<span class="lineNum">    5450 </span>            :                          dev_priv-&gt;max_dotclk_freq);
<a name="5451"><span class="lineNum">    5451 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5452 </span>            : 
<span class="lineNum">    5453 </span><span class="lineNoCov">          0 : static void intel_update_cdclk(struct drm_device *dev)</span>
<span class="lineNum">    5454 </span>            : {
<span class="lineNum">    5455 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5456 </span>            : 
<span class="lineNum">    5457 </span><span class="lineNoCov">          0 :         dev_priv-&gt;cdclk_freq = dev_priv-&gt;display.get_display_clock_speed(dev);</span>
<span class="lineNum">    5458 </span>            :         DRM_DEBUG_DRIVER(&quot;Current CD clock rate: %d kHz\n&quot;,
<span class="lineNum">    5459 </span>            :                          dev_priv-&gt;cdclk_freq);
<span class="lineNum">    5460 </span>            : 
<span class="lineNum">    5461 </span>            :         /*
<span class="lineNum">    5462 </span>            :          * Program the gmbus_freq based on the cdclk frequency.
<span class="lineNum">    5463 </span>            :          * BSpec erroneously claims we should aim for 4MHz, but
<span class="lineNum">    5464 </span>            :          * in fact 1MHz is the correct frequency.
<span class="lineNum">    5465 </span>            :          */
<span class="lineNum">    5466 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    5467 </span>            :                 /*
<span class="lineNum">    5468 </span>            :                  * Program the gmbus_freq based on the cdclk frequency.
<span class="lineNum">    5469 </span>            :                  * BSpec erroneously claims we should aim for 4MHz, but
<span class="lineNum">    5470 </span>            :                  * in fact 1MHz is the correct frequency.
<span class="lineNum">    5471 </span>            :                  */
<span class="lineNum">    5472 </span><span class="lineNoCov">          0 :                 I915_WRITE(GMBUSFREQ_VLV, DIV_ROUND_UP(dev_priv-&gt;cdclk_freq, 1000));</span>
<span class="lineNum">    5473 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5474 </span>            : 
<span class="lineNum">    5475 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;max_cdclk_freq == 0)</span>
<span class="lineNum">    5476 </span><span class="lineNoCov">          0 :                 intel_update_max_cdclk(dev);</span>
<a name="5477"><span class="lineNum">    5477 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5478 </span>            : 
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 : static void broxton_set_cdclk(struct drm_device *dev, int frequency)</span>
<span class="lineNum">    5480 </span>            : {
<span class="lineNum">    5481 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5482 </span>            :         uint32_t divider;
<span class="lineNum">    5483 </span>            :         uint32_t ratio;
<span class="lineNum">    5484 </span>            :         uint32_t current_freq;
<span class="lineNum">    5485 </span>            :         int ret;
<span class="lineNum">    5486 </span>            : 
<span class="lineNum">    5487 </span>            :         /* frequency = 19.2MHz * ratio / 2 / div{1,1.5,2,4} */
<span class="lineNum">    5488 </span><span class="lineNoCov">          0 :         switch (frequency) {</span>
<span class="lineNum">    5489 </span>            :         case 144000:
<span class="lineNum">    5490 </span>            :                 divider = BXT_CDCLK_CD2X_DIV_SEL_4;
<span class="lineNum">    5491 </span>            :                 ratio = BXT_DE_PLL_RATIO(60);
<span class="lineNum">    5492 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5493 </span>            :         case 288000:
<span class="lineNum">    5494 </span>            :                 divider = BXT_CDCLK_CD2X_DIV_SEL_2;
<span class="lineNum">    5495 </span>            :                 ratio = BXT_DE_PLL_RATIO(60);
<span class="lineNum">    5496 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5497 </span>            :         case 384000:
<span class="lineNum">    5498 </span>            :                 divider = BXT_CDCLK_CD2X_DIV_SEL_1_5;
<span class="lineNum">    5499 </span>            :                 ratio = BXT_DE_PLL_RATIO(60);
<span class="lineNum">    5500 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5501 </span>            :         case 576000:
<span class="lineNum">    5502 </span>            :                 divider = BXT_CDCLK_CD2X_DIV_SEL_1;
<span class="lineNum">    5503 </span>            :                 ratio = BXT_DE_PLL_RATIO(60);
<span class="lineNum">    5504 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5505 </span>            :         case 624000:
<span class="lineNum">    5506 </span>            :                 divider = BXT_CDCLK_CD2X_DIV_SEL_1;
<span class="lineNum">    5507 </span>            :                 ratio = BXT_DE_PLL_RATIO(65);
<span class="lineNum">    5508 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5509 </span>            :         case 19200:
<span class="lineNum">    5510 </span>            :                 /*
<span class="lineNum">    5511 </span>            :                  * Bypass frequency with DE PLL disabled. Init ratio, divider
<span class="lineNum">    5512 </span>            :                  * to suppress GCC warning.
<span class="lineNum">    5513 </span>            :                  */
<span class="lineNum">    5514 </span>            :                 ratio = 0;
<span class="lineNum">    5515 </span>            :                 divider = 0;
<span class="lineNum">    5516 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5517 </span>            :         default:
<span class="lineNum">    5518 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unsupported CDCLK freq %d&quot;, frequency);</span>
<span class="lineNum">    5519 </span>            : 
<span class="lineNum">    5520 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5521 </span>            :         }
<span class="lineNum">    5522 </span>            : 
<span class="lineNum">    5523 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5524 </span>            :         /* Inform power controller of upcoming frequency change */
<span class="lineNum">    5525 </span><span class="lineNoCov">          0 :         ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ,</span>
<span class="lineNum">    5526 </span>            :                                       0x80000000);
<span class="lineNum">    5527 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5528 </span>            : 
<span class="lineNum">    5529 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5530 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;PCode CDCLK freq change notify failed (err %d, freq %d)\n&quot;,</span>
<span class="lineNum">    5531 </span>            :                           ret, frequency);
<span class="lineNum">    5532 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5533 </span>            :         }
<span class="lineNum">    5534 </span>            : 
<span class="lineNum">    5535 </span><span class="lineNoCov">          0 :         current_freq = I915_READ(CDCLK_CTL) &amp; CDCLK_FREQ_DECIMAL_MASK;</span>
<span class="lineNum">    5536 </span>            :         /* convert from .1 fixpoint MHz with -1MHz offset to kHz */
<span class="lineNum">    5537 </span><span class="lineNoCov">          0 :         current_freq = current_freq * 500 + 1000;</span>
<span class="lineNum">    5538 </span>            : 
<span class="lineNum">    5539 </span>            :         /*
<span class="lineNum">    5540 </span>            :          * DE PLL has to be disabled when
<span class="lineNum">    5541 </span>            :          * - setting to 19.2MHz (bypass, PLL isn't used)
<span class="lineNum">    5542 </span>            :          * - before setting to 624MHz (PLL needs toggling)
<span class="lineNum">    5543 </span>            :          * - before setting to any frequency from 624MHz (PLL needs toggling)
<span class="lineNum">    5544 </span>            :          */
<span class="lineNum">    5545 </span><span class="lineNoCov">          0 :         if (frequency == 19200 || frequency == 624000 ||</span>
<span class="lineNum">    5546 </span><span class="lineNoCov">          0 :             current_freq == 624000) {</span>
<span class="lineNum">    5547 </span><span class="lineNoCov">          0 :                 I915_WRITE(BXT_DE_PLL_ENABLE, ~BXT_DE_PLL_PLL_ENABLE);</span>
<span class="lineNum">    5548 </span>            :                 /* Timeout 200us */
<span class="lineNum">    5549 </span><span class="lineNoCov">          0 :                 if (wait_for(!(I915_READ(BXT_DE_PLL_ENABLE) &amp; BXT_DE_PLL_LOCK),</span>
<span class="lineNum">    5550 </span>            :                              1))
<span class="lineNum">    5551 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;timout waiting for DE PLL unlock\n&quot;);</span>
<span class="lineNum">    5552 </span>            :         }
<span class="lineNum">    5553 </span>            : 
<span class="lineNum">    5554 </span><span class="lineNoCov">          0 :         if (frequency != 19200) {</span>
<span class="lineNum">    5555 </span>            :                 uint32_t val;
<span class="lineNum">    5556 </span>            : 
<span class="lineNum">    5557 </span><span class="lineNoCov">          0 :                 val = I915_READ(BXT_DE_PLL_CTL);</span>
<span class="lineNum">    5558 </span><span class="lineNoCov">          0 :                 val &amp;= ~BXT_DE_PLL_RATIO_MASK;</span>
<span class="lineNum">    5559 </span><span class="lineNoCov">          0 :                 val |= ratio;</span>
<span class="lineNum">    5560 </span><span class="lineNoCov">          0 :                 I915_WRITE(BXT_DE_PLL_CTL, val);</span>
<span class="lineNum">    5561 </span>            : 
<span class="lineNum">    5562 </span><span class="lineNoCov">          0 :                 I915_WRITE(BXT_DE_PLL_ENABLE, BXT_DE_PLL_PLL_ENABLE);</span>
<span class="lineNum">    5563 </span>            :                 /* Timeout 200us */
<span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                 if (wait_for(I915_READ(BXT_DE_PLL_ENABLE) &amp; BXT_DE_PLL_LOCK, 1))</span>
<span class="lineNum">    5565 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;timeout waiting for DE PLL lock\n&quot;);</span>
<span class="lineNum">    5566 </span>            : 
<span class="lineNum">    5567 </span><span class="lineNoCov">          0 :                 val = I915_READ(CDCLK_CTL);</span>
<span class="lineNum">    5568 </span><span class="lineNoCov">          0 :                 val &amp;= ~BXT_CDCLK_CD2X_DIV_SEL_MASK;</span>
<span class="lineNum">    5569 </span><span class="lineNoCov">          0 :                 val |= divider;</span>
<span class="lineNum">    5570 </span>            :                 /*
<span class="lineNum">    5571 </span>            :                  * Disable SSA Precharge when CD clock frequency &lt; 500 MHz,
<span class="lineNum">    5572 </span>            :                  * enable otherwise.
<span class="lineNum">    5573 </span>            :                  */
<span class="lineNum">    5574 </span><span class="lineNoCov">          0 :                 val &amp;= ~BXT_CDCLK_SSA_PRECHARGE_ENABLE;</span>
<span class="lineNum">    5575 </span><span class="lineNoCov">          0 :                 if (frequency &gt;= 500000)</span>
<span class="lineNum">    5576 </span><span class="lineNoCov">          0 :                         val |= BXT_CDCLK_SSA_PRECHARGE_ENABLE;</span>
<span class="lineNum">    5577 </span>            : 
<span class="lineNum">    5578 </span><span class="lineNoCov">          0 :                 val &amp;= ~CDCLK_FREQ_DECIMAL_MASK;</span>
<span class="lineNum">    5579 </span>            :                 /* convert from kHz to .1 fixpoint MHz with -1MHz offset */
<span class="lineNum">    5580 </span><span class="lineNoCov">          0 :                 val |= (frequency - 1000) / 500;</span>
<span class="lineNum">    5581 </span><span class="lineNoCov">          0 :                 I915_WRITE(CDCLK_CTL, val);</span>
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5583 </span>            : 
<span class="lineNum">    5584 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5585 </span><span class="lineNoCov">          0 :         ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ,</span>
<span class="lineNum">    5586 </span><span class="lineNoCov">          0 :                                       DIV_ROUND_UP(frequency, 25000));</span>
<span class="lineNum">    5587 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5588 </span>            : 
<span class="lineNum">    5589 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5590 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;PCode CDCLK freq set failed, (err %d, freq %d)\n&quot;,</span>
<span class="lineNum">    5591 </span>            :                           ret, frequency);
<span class="lineNum">    5592 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5593 </span>            :         }
<span class="lineNum">    5594 </span>            : 
<span class="lineNum">    5595 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev);</span>
<a name="5596"><span class="lineNum">    5596 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5597 </span>            : 
<span class="lineNum">    5598 </span><span class="lineNoCov">          0 : void broxton_init_cdclk(struct drm_device *dev)</span>
<span class="lineNum">    5599 </span>            : {
<span class="lineNum">    5600 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5601 </span>            :         uint32_t val;
<span class="lineNum">    5602 </span>            : 
<span class="lineNum">    5603 </span>            :         /*
<span class="lineNum">    5604 </span>            :          * NDE_RSTWRN_OPT RST PCH Handshake En must always be 0b on BXT
<span class="lineNum">    5605 </span>            :          * or else the reset will hang because there is no PCH to respond.
<span class="lineNum">    5606 </span>            :          * Move the handshake programming to initialization sequence.
<span class="lineNum">    5607 </span>            :          * Previously was left up to BIOS.
<span class="lineNum">    5608 </span>            :          */
<span class="lineNum">    5609 </span><span class="lineNoCov">          0 :         val = I915_READ(HSW_NDE_RSTWRN_OPT);</span>
<span class="lineNum">    5610 </span><span class="lineNoCov">          0 :         val &amp;= ~RESET_PCH_HANDSHAKE_ENABLE;</span>
<span class="lineNum">    5611 </span><span class="lineNoCov">          0 :         I915_WRITE(HSW_NDE_RSTWRN_OPT, val);</span>
<span class="lineNum">    5612 </span>            : 
<span class="lineNum">    5613 </span>            :         /* Enable PG1 for cdclk */
<span class="lineNum">    5614 </span><span class="lineNoCov">          0 :         intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);</span>
<span class="lineNum">    5615 </span>            : 
<span class="lineNum">    5616 </span>            :         /* check if cd clock is enabled */
<span class="lineNum">    5617 </span><span class="lineNoCov">          0 :         if (I915_READ(BXT_DE_PLL_ENABLE) &amp; BXT_DE_PLL_PLL_ENABLE) {</span>
<span class="lineNum">    5618 </span>            :                 DRM_DEBUG_KMS(&quot;Display already initialized\n&quot;);
<span class="lineNum">    5619 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5620 </span>            :         }
<span class="lineNum">    5621 </span>            : 
<span class="lineNum">    5622 </span>            :         /*
<span class="lineNum">    5623 </span>            :          * FIXME:
<span class="lineNum">    5624 </span>            :          * - The initial CDCLK needs to be read from VBT.
<span class="lineNum">    5625 </span>            :          *   Need to make this change after VBT has changes for BXT.
<span class="lineNum">    5626 </span>            :          * - check if setting the max (or any) cdclk freq is really necessary
<span class="lineNum">    5627 </span>            :          *   here, it belongs to modeset time
<span class="lineNum">    5628 </span>            :          */
<span class="lineNum">    5629 </span><span class="lineNoCov">          0 :         broxton_set_cdclk(dev, 624000);</span>
<span class="lineNum">    5630 </span>            : 
<span class="lineNum">    5631 </span><span class="lineNoCov">          0 :         I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST);</span>
<span class="lineNum">    5632 </span><span class="lineNoCov">          0 :         POSTING_READ(DBUF_CTL);</span>
<span class="lineNum">    5633 </span>            : 
<span class="lineNum">    5634 </span><span class="lineNoCov">          0 :         udelay(10);</span>
<span class="lineNum">    5635 </span>            : 
<span class="lineNum">    5636 </span><span class="lineNoCov">          0 :         if (!(I915_READ(DBUF_CTL) &amp; DBUF_POWER_STATE))</span>
<span class="lineNum">    5637 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DBuf power enable timeout!\n&quot;);</span>
<a name="5638"><span class="lineNum">    5638 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5639 </span>            : 
<span class="lineNum">    5640 </span><span class="lineNoCov">          0 : void broxton_uninit_cdclk(struct drm_device *dev)</span>
<span class="lineNum">    5641 </span>            : {
<span class="lineNum">    5642 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5643 </span>            : 
<span class="lineNum">    5644 </span><span class="lineNoCov">          0 :         I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) &amp; ~DBUF_POWER_REQUEST);</span>
<span class="lineNum">    5645 </span><span class="lineNoCov">          0 :         POSTING_READ(DBUF_CTL);</span>
<span class="lineNum">    5646 </span>            : 
<span class="lineNum">    5647 </span><span class="lineNoCov">          0 :         udelay(10);</span>
<span class="lineNum">    5648 </span>            : 
<span class="lineNum">    5649 </span><span class="lineNoCov">          0 :         if (I915_READ(DBUF_CTL) &amp; DBUF_POWER_STATE)</span>
<span class="lineNum">    5650 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DBuf power disable timeout!\n&quot;);</span>
<span class="lineNum">    5651 </span>            : 
<span class="lineNum">    5652 </span>            :         /* Set minimum (bypass) frequency, in effect turning off the DE PLL */
<span class="lineNum">    5653 </span><span class="lineNoCov">          0 :         broxton_set_cdclk(dev, 19200);</span>
<span class="lineNum">    5654 </span>            : 
<span class="lineNum">    5655 </span><span class="lineNoCov">          0 :         intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);</span>
<span class="lineNum">    5656 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5657 </span>            : 
<span class="lineNum">    5658 </span>            : static const struct skl_cdclk_entry {
<span class="lineNum">    5659 </span>            :         unsigned int freq;
<span class="lineNum">    5660 </span>            :         unsigned int vco;
<span class="lineNum">    5661 </span>            : } skl_cdclk_frequencies[] = {
<span class="lineNum">    5662 </span>            :         { .freq = 308570, .vco = 8640 },
<span class="lineNum">    5663 </span>            :         { .freq = 337500, .vco = 8100 },
<span class="lineNum">    5664 </span>            :         { .freq = 432000, .vco = 8640 },
<span class="lineNum">    5665 </span>            :         { .freq = 450000, .vco = 8100 },
<span class="lineNum">    5666 </span>            :         { .freq = 540000, .vco = 8100 },
<span class="lineNum">    5667 </span>            :         { .freq = 617140, .vco = 8640 },
<span class="lineNum">    5668 </span>            :         { .freq = 675000, .vco = 8100 },
<a name="5669"><span class="lineNum">    5669 </span>            : };</a>
<span class="lineNum">    5670 </span>            : 
<span class="lineNum">    5671 </span><span class="lineNoCov">          0 : static unsigned int skl_cdclk_decimal(unsigned int freq)</span>
<span class="lineNum">    5672 </span>            : {
<span class="lineNum">    5673 </span><span class="lineNoCov">          0 :         return (freq - 1000) / 500;</span>
<a name="5674"><span class="lineNum">    5674 </span>            : }</a>
<span class="lineNum">    5675 </span>            : 
<span class="lineNum">    5676 </span><span class="lineNoCov">          0 : static unsigned int skl_cdclk_get_vco(unsigned int freq)</span>
<span class="lineNum">    5677 </span>            : {
<span class="lineNum">    5678 </span>            :         unsigned int i;
<span class="lineNum">    5679 </span>            : 
<span class="lineNum">    5680 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(skl_cdclk_frequencies); i++) {</span>
<span class="lineNum">    5681 </span><span class="lineNoCov">          0 :                 const struct skl_cdclk_entry *e = &amp;skl_cdclk_frequencies[i];</span>
<span class="lineNum">    5682 </span>            : 
<span class="lineNum">    5683 </span><span class="lineNoCov">          0 :                 if (e-&gt;freq == freq)</span>
<span class="lineNum">    5684 </span><span class="lineNoCov">          0 :                         return e-&gt;vco;</span>
<span class="lineNum">    5685 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5686 </span>            : 
<span class="lineNum">    5687 </span><span class="lineNoCov">          0 :         return 8100;</span>
<span class="lineNum">    5688 </span><span class="lineNoCov">          0 : }</span>
<a name="5689"><span class="lineNum">    5689 </span>            : </a>
<span class="lineNum">    5690 </span>            : static void
<span class="lineNum">    5691 </span><span class="lineNoCov">          0 : skl_dpll0_enable(struct drm_i915_private *dev_priv, unsigned int required_vco)</span>
<span class="lineNum">    5692 </span>            : {
<span class="lineNum">    5693 </span>            :         unsigned int min_freq;
<span class="lineNum">    5694 </span>            :         u32 val;
<span class="lineNum">    5695 </span>            : 
<span class="lineNum">    5696 </span>            :         /* select the minimum CDCLK before enabling DPLL 0 */
<span class="lineNum">    5697 </span><span class="lineNoCov">          0 :         val = I915_READ(CDCLK_CTL);</span>
<span class="lineNum">    5698 </span>            :         val &amp;= ~CDCLK_FREQ_SEL_MASK | ~CDCLK_FREQ_DECIMAL_MASK;
<span class="lineNum">    5699 </span>            :         val |= CDCLK_FREQ_337_308;
<span class="lineNum">    5700 </span>            : 
<span class="lineNum">    5701 </span><span class="lineNoCov">          0 :         if (required_vco == 8640)</span>
<span class="lineNum">    5702 </span><span class="lineNoCov">          0 :                 min_freq = 308570;</span>
<span class="lineNum">    5703 </span>            :         else
<span class="lineNum">    5704 </span>            :                 min_freq = 337500;
<span class="lineNum">    5705 </span>            : 
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :         val = CDCLK_FREQ_337_308 | skl_cdclk_decimal(min_freq);</span>
<span class="lineNum">    5707 </span>            : 
<span class="lineNum">    5708 </span><span class="lineNoCov">          0 :         I915_WRITE(CDCLK_CTL, val);</span>
<span class="lineNum">    5709 </span><span class="lineNoCov">          0 :         POSTING_READ(CDCLK_CTL);</span>
<span class="lineNum">    5710 </span>            : 
<span class="lineNum">    5711 </span>            :         /*
<span class="lineNum">    5712 </span>            :          * We always enable DPLL0 with the lowest link rate possible, but still
<span class="lineNum">    5713 </span>            :          * taking into account the VCO required to operate the eDP panel at the
<span class="lineNum">    5714 </span>            :          * desired frequency. The usual DP link rates operate with a VCO of
<span class="lineNum">    5715 </span>            :          * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640.
<span class="lineNum">    5716 </span>            :          * The modeset code is responsible for the selection of the exact link
<span class="lineNum">    5717 </span>            :          * rate later on, with the constraint of choosing a frequency that
<span class="lineNum">    5718 </span>            :          * works with required_vco.
<span class="lineNum">    5719 </span>            :          */
<span class="lineNum">    5720 </span><span class="lineNoCov">          0 :         val = I915_READ(DPLL_CTRL1);</span>
<span class="lineNum">    5721 </span>            : 
<span class="lineNum">    5722 </span><span class="lineNoCov">          0 :         val &amp;= ~(DPLL_CTRL1_HDMI_MODE(SKL_DPLL0) | DPLL_CTRL1_SSC(SKL_DPLL0) |</span>
<span class="lineNum">    5723 </span>            :                  DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0));
<span class="lineNum">    5724 </span><span class="lineNoCov">          0 :         val |= DPLL_CTRL1_OVERRIDE(SKL_DPLL0);</span>
<span class="lineNum">    5725 </span><span class="lineNoCov">          0 :         if (required_vco == 8640)</span>
<span class="lineNum">    5726 </span><span class="lineNoCov">          0 :                 val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080,</span>
<span class="lineNum">    5727 </span>            :                                             SKL_DPLL0);
<span class="lineNum">    5728 </span>            :         else
<span class="lineNum">    5729 </span><span class="lineNoCov">          0 :                 val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810,</span>
<span class="lineNum">    5730 </span>            :                                             SKL_DPLL0);
<span class="lineNum">    5731 </span>            : 
<span class="lineNum">    5732 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL_CTRL1, val);</span>
<span class="lineNum">    5733 </span><span class="lineNoCov">          0 :         POSTING_READ(DPLL_CTRL1);</span>
<span class="lineNum">    5734 </span>            : 
<span class="lineNum">    5735 </span><span class="lineNoCov">          0 :         I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) | LCPLL_PLL_ENABLE);</span>
<span class="lineNum">    5736 </span>            : 
<span class="lineNum">    5737 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(LCPLL1_CTL) &amp; LCPLL_PLL_LOCK, 5))</span>
<span class="lineNum">    5738 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DPLL0 not locked\n&quot;);</span>
<a name="5739"><span class="lineNum">    5739 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5740 </span>            : 
<span class="lineNum">    5741 </span><span class="lineNoCov">          0 : static bool skl_cdclk_pcu_ready(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5742 </span>            : {
<span class="lineNum">    5743 </span>            :         int ret;
<span class="lineNum">    5744 </span><span class="lineNoCov">          0 :         u32 val;</span>
<span class="lineNum">    5745 </span>            : 
<span class="lineNum">    5746 </span>            :         /* inform PCU we want to change CDCLK */
<span class="lineNum">    5747 </span><span class="lineNoCov">          0 :         val = SKL_CDCLK_PREPARE_FOR_CHANGE;</span>
<span class="lineNum">    5748 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5749 </span><span class="lineNoCov">          0 :         ret = sandybridge_pcode_read(dev_priv, SKL_PCODE_CDCLK_CONTROL, &amp;val);</span>
<span class="lineNum">    5750 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5751 </span>            : 
<span class="lineNum">    5752 </span><span class="lineNoCov">          0 :         return ret == 0 &amp;&amp; (val &amp; SKL_CDCLK_READY_FOR_CHANGE);</span>
<a name="5753"><span class="lineNum">    5753 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5754 </span>            : 
<span class="lineNum">    5755 </span><span class="lineNoCov">          0 : static bool skl_cdclk_wait_for_pcu_ready(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5756 </span>            : {
<span class="lineNum">    5757 </span>            :         unsigned int i;
<span class="lineNum">    5758 </span>            : 
<span class="lineNum">    5759 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 15; i++) {</span>
<span class="lineNum">    5760 </span><span class="lineNoCov">          0 :                 if (skl_cdclk_pcu_ready(dev_priv))</span>
<span class="lineNum">    5761 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">    5762 </span><span class="lineNoCov">          0 :                 udelay(10);</span>
<span class="lineNum">    5763 </span>            :         }
<span class="lineNum">    5764 </span>            : 
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="5766"><span class="lineNum">    5766 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5767 </span>            : 
<span class="lineNum">    5768 </span><span class="lineNoCov">          0 : static void skl_set_cdclk(struct drm_i915_private *dev_priv, unsigned int freq)</span>
<span class="lineNum">    5769 </span>            : {
<span class="lineNum">    5770 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    5771 </span>            :         u32 freq_select, pcu_ack;
<span class="lineNum">    5772 </span>            : 
<span class="lineNum">    5773 </span>            :         DRM_DEBUG_DRIVER(&quot;Changing CDCLK to %dKHz\n&quot;, freq);
<span class="lineNum">    5774 </span>            : 
<span class="lineNum">    5775 </span><span class="lineNoCov">          0 :         if (!skl_cdclk_wait_for_pcu_ready(dev_priv)) {</span>
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to inform PCU about cdclk change\n&quot;);</span>
<span class="lineNum">    5777 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5778 </span>            :         }
<span class="lineNum">    5779 </span>            : 
<span class="lineNum">    5780 </span>            :         /* set CDCLK_CTL */
<span class="lineNum">    5781 </span><span class="lineNoCov">          0 :         switch(freq) {</span>
<span class="lineNum">    5782 </span>            :         case 450000:
<span class="lineNum">    5783 </span>            :         case 432000:
<span class="lineNum">    5784 </span>            :                 freq_select = CDCLK_FREQ_450_432;
<span class="lineNum">    5785 </span>            :                 pcu_ack = 1;
<span class="lineNum">    5786 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5787 </span>            :         case 540000:
<span class="lineNum">    5788 </span>            :                 freq_select = CDCLK_FREQ_540;
<span class="lineNum">    5789 </span>            :                 pcu_ack = 2;
<span class="lineNum">    5790 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5791 </span>            :         case 308570:
<span class="lineNum">    5792 </span>            :         case 337500:
<span class="lineNum">    5793 </span>            :         default:
<span class="lineNum">    5794 </span>            :                 freq_select = CDCLK_FREQ_337_308;
<span class="lineNum">    5795 </span>            :                 pcu_ack = 0;
<span class="lineNum">    5796 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5797 </span>            :         case 617140:
<span class="lineNum">    5798 </span>            :         case 675000:
<span class="lineNum">    5799 </span>            :                 freq_select = CDCLK_FREQ_675_617;
<span class="lineNum">    5800 </span>            :                 pcu_ack = 3;
<span class="lineNum">    5801 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5802 </span>            :         }
<span class="lineNum">    5803 </span>            : 
<span class="lineNum">    5804 </span><span class="lineNoCov">          0 :         I915_WRITE(CDCLK_CTL, freq_select | skl_cdclk_decimal(freq));</span>
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :         POSTING_READ(CDCLK_CTL);</span>
<span class="lineNum">    5806 </span>            : 
<span class="lineNum">    5807 </span>            :         /* inform PCU of the change */
<span class="lineNum">    5808 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5809 </span><span class="lineNoCov">          0 :         sandybridge_pcode_write(dev_priv, SKL_PCODE_CDCLK_CONTROL, pcu_ack);</span>
<span class="lineNum">    5810 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5811 </span>            : 
<span class="lineNum">    5812 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev);</span>
<a name="5813"><span class="lineNum">    5813 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5814 </span>            : 
<span class="lineNum">    5815 </span><span class="lineNoCov">          0 : void skl_uninit_cdclk(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5816 </span>            : {
<span class="lineNum">    5817 </span>            :         /* disable DBUF power */
<span class="lineNum">    5818 </span><span class="lineNoCov">          0 :         I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) &amp; ~DBUF_POWER_REQUEST);</span>
<span class="lineNum">    5819 </span><span class="lineNoCov">          0 :         POSTING_READ(DBUF_CTL);</span>
<span class="lineNum">    5820 </span>            : 
<span class="lineNum">    5821 </span><span class="lineNoCov">          0 :         udelay(10);</span>
<span class="lineNum">    5822 </span>            : 
<span class="lineNum">    5823 </span><span class="lineNoCov">          0 :         if (I915_READ(DBUF_CTL) &amp; DBUF_POWER_STATE)</span>
<span class="lineNum">    5824 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DBuf power disable timeout\n&quot;);</span>
<span class="lineNum">    5825 </span>            : 
<span class="lineNum">    5826 </span>            :         /*
<span class="lineNum">    5827 </span>            :          * DMC assumes ownership of LCPLL and will get confused if we touch it.
<span class="lineNum">    5828 </span>            :          */
<span class="lineNum">    5829 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;csr.dmc_payload) {</span>
<span class="lineNum">    5830 </span>            :                 /* disable DPLL0 */
<span class="lineNum">    5831 </span><span class="lineNoCov">          0 :                 I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) &amp;</span>
<span class="lineNum">    5832 </span>            :                                         ~LCPLL_PLL_ENABLE);
<span class="lineNum">    5833 </span><span class="lineNoCov">          0 :                 if (wait_for(!(I915_READ(LCPLL1_CTL) &amp; LCPLL_PLL_LOCK), 1))</span>
<span class="lineNum">    5834 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Couldn't disable DPLL0\n&quot;);</span>
<span class="lineNum">    5835 </span>            :         }
<span class="lineNum">    5836 </span>            : 
<span class="lineNum">    5837 </span><span class="lineNoCov">          0 :         intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);</span>
<a name="5838"><span class="lineNum">    5838 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5839 </span>            : 
<span class="lineNum">    5840 </span><span class="lineNoCov">          0 : void skl_init_cdclk(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5841 </span>            : {
<span class="lineNum">    5842 </span>            :         u32 val;
<span class="lineNum">    5843 </span>            :         unsigned int required_vco;
<span class="lineNum">    5844 </span>            : 
<span class="lineNum">    5845 </span>            :         /* enable PCH reset handshake */
<span class="lineNum">    5846 </span><span class="lineNoCov">          0 :         val = I915_READ(HSW_NDE_RSTWRN_OPT);</span>
<span class="lineNum">    5847 </span><span class="lineNoCov">          0 :         I915_WRITE(HSW_NDE_RSTWRN_OPT, val | RESET_PCH_HANDSHAKE_ENABLE);</span>
<span class="lineNum">    5848 </span>            : 
<span class="lineNum">    5849 </span>            :         /* enable PG1 and Misc I/O */
<span class="lineNum">    5850 </span><span class="lineNoCov">          0 :         intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);</span>
<span class="lineNum">    5851 </span>            : 
<span class="lineNum">    5852 </span>            :         /* DPLL0 not enabled (happens on early BIOS versions) */
<span class="lineNum">    5853 </span><span class="lineNoCov">          0 :         if (!(I915_READ(LCPLL1_CTL) &amp; LCPLL_PLL_ENABLE)) {</span>
<span class="lineNum">    5854 </span>            :                 /* enable DPLL0 */
<span class="lineNum">    5855 </span><span class="lineNoCov">          0 :                 required_vco = skl_cdclk_get_vco(dev_priv-&gt;skl_boot_cdclk);</span>
<span class="lineNum">    5856 </span><span class="lineNoCov">          0 :                 skl_dpll0_enable(dev_priv, required_vco);</span>
<span class="lineNum">    5857 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5858 </span>            : 
<span class="lineNum">    5859 </span>            :         /* set CDCLK to the frequency the BIOS chose */
<span class="lineNum">    5860 </span><span class="lineNoCov">          0 :         skl_set_cdclk(dev_priv, dev_priv-&gt;skl_boot_cdclk);</span>
<span class="lineNum">    5861 </span>            : 
<span class="lineNum">    5862 </span>            :         /* enable DBUF power */
<span class="lineNum">    5863 </span><span class="lineNoCov">          0 :         I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST);</span>
<span class="lineNum">    5864 </span><span class="lineNoCov">          0 :         POSTING_READ(DBUF_CTL);</span>
<span class="lineNum">    5865 </span>            : 
<span class="lineNum">    5866 </span><span class="lineNoCov">          0 :         udelay(10);</span>
<span class="lineNum">    5867 </span>            : 
<span class="lineNum">    5868 </span><span class="lineNoCov">          0 :         if (!(I915_READ(DBUF_CTL) &amp; DBUF_POWER_STATE))</span>
<span class="lineNum">    5869 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DBuf power enable timeout\n&quot;);</span>
<span class="lineNum">    5870 </span><span class="lineNoCov">          0 : }</span>
<a name="5871"><span class="lineNum">    5871 </span>            : </a>
<span class="lineNum">    5872 </span>            : /* Adjust CDclk dividers to allow high res or save power if possible */
<span class="lineNum">    5873 </span><span class="lineNoCov">          0 : static void valleyview_set_cdclk(struct drm_device *dev, int cdclk)</span>
<span class="lineNum">    5874 </span>            : {
<span class="lineNum">    5875 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5876 </span>            :         u32 val, cmd;
<span class="lineNum">    5877 </span>            : 
<span class="lineNum">    5878 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;display.get_display_clock_speed(dev)</span>
<span class="lineNum">    5879 </span>            :                                         != dev_priv-&gt;cdclk_freq);
<span class="lineNum">    5880 </span>            : 
<span class="lineNum">    5881 </span><span class="lineNoCov">          0 :         if (cdclk &gt;= 320000) /* jump to highest voltage for 400MHz too */</span>
<span class="lineNum">    5882 </span><span class="lineNoCov">          0 :                 cmd = 2;</span>
<span class="lineNum">    5883 </span><span class="lineNoCov">          0 :         else if (cdclk == 266667)</span>
<span class="lineNum">    5884 </span><span class="lineNoCov">          0 :                 cmd = 1;</span>
<span class="lineNum">    5885 </span>            :         else
<span class="lineNum">    5886 </span>            :                 cmd = 0;
<span class="lineNum">    5887 </span>            : 
<span class="lineNum">    5888 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5889 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);</span>
<span class="lineNum">    5890 </span><span class="lineNoCov">          0 :         val &amp;= ~DSPFREQGUAR_MASK;</span>
<span class="lineNum">    5891 </span><span class="lineNoCov">          0 :         val |= (cmd &lt;&lt; DSPFREQGUAR_SHIFT);</span>
<span class="lineNum">    5892 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);</span>
<span class="lineNum">    5893 </span><span class="lineNoCov">          0 :         if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &amp;</span>
<span class="lineNum">    5894 </span>            :                       DSPFREQSTAT_MASK) == (cmd &lt;&lt; DSPFREQSTAT_SHIFT),
<span class="lineNum">    5895 </span>            :                      50)) {
<span class="lineNum">    5896 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timed out waiting for CDclk change\n&quot;);</span>
<span class="lineNum">    5897 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5898 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5899 </span>            : 
<span class="lineNum">    5900 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    5901 </span>            : 
<span class="lineNum">    5902 </span><span class="lineNoCov">          0 :         if (cdclk == 400000) {</span>
<span class="lineNum">    5903 </span>            :                 u32 divider;
<span class="lineNum">    5904 </span>            : 
<span class="lineNum">    5905 </span><span class="lineNoCov">          0 :                 divider = DIV_ROUND_CLOSEST(dev_priv-&gt;hpll_freq &lt;&lt; 1, cdclk) - 1;</span>
<span class="lineNum">    5906 </span>            : 
<span class="lineNum">    5907 </span>            :                 /* adjust cdclk divider */
<span class="lineNum">    5908 </span><span class="lineNoCov">          0 :                 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);</span>
<span class="lineNum">    5909 </span><span class="lineNoCov">          0 :                 val &amp;= ~CCK_FREQUENCY_VALUES;</span>
<span class="lineNum">    5910 </span><span class="lineNoCov">          0 :                 val |= divider;</span>
<span class="lineNum">    5911 </span><span class="lineNoCov">          0 :                 vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val);</span>
<span class="lineNum">    5912 </span>            : 
<span class="lineNum">    5913 </span><span class="lineNoCov">          0 :                 if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) &amp;</span>
<span class="lineNum">    5914 </span>            :                               CCK_FREQUENCY_STATUS) == (divider &lt;&lt; CCK_FREQUENCY_STATUS_SHIFT),
<span class="lineNum">    5915 </span>            :                              50))
<span class="lineNum">    5916 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;timed out waiting for CDclk change\n&quot;);</span>
<span class="lineNum">    5917 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5918 </span>            : 
<span class="lineNum">    5919 </span>            :         /* adjust self-refresh exit latency value */
<span class="lineNum">    5920 </span><span class="lineNoCov">          0 :         val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC);</span>
<span class="lineNum">    5921 </span><span class="lineNoCov">          0 :         val &amp;= ~0x7f;</span>
<span class="lineNum">    5922 </span>            : 
<span class="lineNum">    5923 </span>            :         /*
<span class="lineNum">    5924 </span>            :          * For high bandwidth configs, we set a higher latency in the bunit
<span class="lineNum">    5925 </span>            :          * so that the core display fetch happens in time to avoid underruns.
<span class="lineNum">    5926 </span>            :          */
<span class="lineNum">    5927 </span><span class="lineNoCov">          0 :         if (cdclk == 400000)</span>
<span class="lineNum">    5928 </span><span class="lineNoCov">          0 :                 val |= 4500 / 250; /* 4.5 usec */</span>
<span class="lineNum">    5929 </span>            :         else
<span class="lineNum">    5930 </span><span class="lineNoCov">          0 :                 val |= 3000 / 250; /* 3.0 usec */</span>
<span class="lineNum">    5931 </span><span class="lineNoCov">          0 :         vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val);</span>
<span class="lineNum">    5932 </span>            : 
<span class="lineNum">    5933 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    5934 </span>            : 
<span class="lineNum">    5935 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev);</span>
<a name="5936"><span class="lineNum">    5936 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5937 </span>            : 
<span class="lineNum">    5938 </span><span class="lineNoCov">          0 : static void cherryview_set_cdclk(struct drm_device *dev, int cdclk)</span>
<span class="lineNum">    5939 </span>            : {
<span class="lineNum">    5940 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5941 </span>            :         u32 val, cmd;
<span class="lineNum">    5942 </span>            : 
<span class="lineNum">    5943 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;display.get_display_clock_speed(dev)</span>
<span class="lineNum">    5944 </span>            :                                                 != dev_priv-&gt;cdclk_freq);
<span class="lineNum">    5945 </span>            : 
<span class="lineNum">    5946 </span><span class="lineNoCov">          0 :         switch (cdclk) {</span>
<span class="lineNum">    5947 </span>            :         case 333333:
<span class="lineNum">    5948 </span>            :         case 320000:
<span class="lineNum">    5949 </span>            :         case 266667:
<span class="lineNum">    5950 </span>            :         case 200000:
<span class="lineNum">    5951 </span>            :                 break;
<span class="lineNum">    5952 </span>            :         default:
<span class="lineNum">    5953 </span><span class="lineNoCov">          0 :                 MISSING_CASE(cdclk);</span>
<span class="lineNum">    5954 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5955 </span>            :         }
<span class="lineNum">    5956 </span>            : 
<span class="lineNum">    5957 </span>            :         /*
<span class="lineNum">    5958 </span>            :          * Specs are full of misinformation, but testing on actual
<span class="lineNum">    5959 </span>            :          * hardware has shown that we just need to write the desired
<span class="lineNum">    5960 </span>            :          * CCK divider into the Punit register.
<span class="lineNum">    5961 </span>            :          */
<span class="lineNum">    5962 </span><span class="lineNoCov">          0 :         cmd = DIV_ROUND_CLOSEST(dev_priv-&gt;hpll_freq &lt;&lt; 1, cdclk) - 1;</span>
<span class="lineNum">    5963 </span>            : 
<span class="lineNum">    5964 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5965 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);</span>
<span class="lineNum">    5966 </span><span class="lineNoCov">          0 :         val &amp;= ~DSPFREQGUAR_MASK_CHV;</span>
<span class="lineNum">    5967 </span><span class="lineNoCov">          0 :         val |= (cmd &lt;&lt; DSPFREQGUAR_SHIFT_CHV);</span>
<span class="lineNum">    5968 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);</span>
<span class="lineNum">    5969 </span><span class="lineNoCov">          0 :         if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &amp;</span>
<span class="lineNum">    5970 </span>            :                       DSPFREQSTAT_MASK_CHV) == (cmd &lt;&lt; DSPFREQSTAT_SHIFT_CHV),
<span class="lineNum">    5971 </span>            :                      50)) {
<span class="lineNum">    5972 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timed out waiting for CDclk change\n&quot;);</span>
<span class="lineNum">    5973 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5974 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5975 </span>            : 
<span class="lineNum">    5976 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev);</span>
<a name="5977"><span class="lineNum">    5977 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5978 </span>            : 
<span class="lineNum">    5979 </span><span class="lineNoCov">          0 : static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    5980 </span>            :                                  int max_pixclk)
<span class="lineNum">    5981 </span>            : {
<span class="lineNum">    5982 </span><span class="lineNoCov">          0 :         int freq_320 = (dev_priv-&gt;hpll_freq &lt;&lt;  1) % 320000 != 0 ? 333333 : 320000;</span>
<span class="lineNum">    5983 </span><span class="lineNoCov">          0 :         int limit = IS_CHERRYVIEW(dev_priv) ? 95 : 90;</span>
<span class="lineNum">    5984 </span>            : 
<span class="lineNum">    5985 </span>            :         /*
<span class="lineNum">    5986 </span>            :          * Really only a few cases to deal with, as only 4 CDclks are supported:
<span class="lineNum">    5987 </span>            :          *   200MHz
<span class="lineNum">    5988 </span>            :          *   267MHz
<span class="lineNum">    5989 </span>            :          *   320/333MHz (depends on HPLL freq)
<span class="lineNum">    5990 </span>            :          *   400MHz (VLV only)
<span class="lineNum">    5991 </span>            :          * So we check to see whether we're above 90% (VLV) or 95% (CHV)
<span class="lineNum">    5992 </span>            :          * of the lower bin and adjust if needed.
<span class="lineNum">    5993 </span>            :          *
<span class="lineNum">    5994 </span>            :          * We seem to get an unstable or solid color picture at 200MHz.
<span class="lineNum">    5995 </span>            :          * Not sure what's wrong. For now use 200MHz only when all pipes
<span class="lineNum">    5996 </span>            :          * are off.
<span class="lineNum">    5997 </span>            :          */
<span class="lineNum">    5998 </span><span class="lineNoCov">          0 :         if (!IS_CHERRYVIEW(dev_priv) &amp;&amp;</span>
<span class="lineNum">    5999 </span><span class="lineNoCov">          0 :             max_pixclk &gt; freq_320*limit/100)</span>
<span class="lineNum">    6000 </span><span class="lineNoCov">          0 :                 return 400000;</span>
<span class="lineNum">    6001 </span><span class="lineNoCov">          0 :         else if (max_pixclk &gt; 266667*limit/100)</span>
<span class="lineNum">    6002 </span><span class="lineNoCov">          0 :                 return freq_320;</span>
<span class="lineNum">    6003 </span><span class="lineNoCov">          0 :         else if (max_pixclk &gt; 0)</span>
<span class="lineNum">    6004 </span><span class="lineNoCov">          0 :                 return 266667;</span>
<span class="lineNum">    6005 </span>            :         else
<span class="lineNum">    6006 </span><span class="lineNoCov">          0 :                 return 200000;</span>
<a name="6007"><span class="lineNum">    6007 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6008 </span>            : 
<span class="lineNum">    6009 </span><span class="lineNoCov">          0 : static int broxton_calc_cdclk(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    6010 </span>            :                               int max_pixclk)
<span class="lineNum">    6011 </span>            : {
<span class="lineNum">    6012 </span>            :         /*
<span class="lineNum">    6013 </span>            :          * FIXME:
<span class="lineNum">    6014 </span>            :          * - remove the guardband, it's not needed on BXT
<span class="lineNum">    6015 </span>            :          * - set 19.2MHz bypass frequency if there are no active pipes
<span class="lineNum">    6016 </span>            :          */
<span class="lineNum">    6017 </span><span class="lineNoCov">          0 :         if (max_pixclk &gt; 576000*9/10)</span>
<span class="lineNum">    6018 </span><span class="lineNoCov">          0 :                 return 624000;</span>
<span class="lineNum">    6019 </span><span class="lineNoCov">          0 :         else if (max_pixclk &gt; 384000*9/10)</span>
<span class="lineNum">    6020 </span><span class="lineNoCov">          0 :                 return 576000;</span>
<span class="lineNum">    6021 </span><span class="lineNoCov">          0 :         else if (max_pixclk &gt; 288000*9/10)</span>
<span class="lineNum">    6022 </span><span class="lineNoCov">          0 :                 return 384000;</span>
<span class="lineNum">    6023 </span><span class="lineNoCov">          0 :         else if (max_pixclk &gt; 144000*9/10)</span>
<span class="lineNum">    6024 </span><span class="lineNoCov">          0 :                 return 288000;</span>
<span class="lineNum">    6025 </span>            :         else
<span class="lineNum">    6026 </span><span class="lineNoCov">          0 :                 return 144000;</span>
<span class="lineNum">    6027 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6028 </span>            : 
<a name="6029"><span class="lineNum">    6029 </span>            : /* Compute the max pixel clock for new configuration. Uses atomic state if</a>
<span class="lineNum">    6030 </span>            :  * that's non-NULL, look at current state otherwise. */
<span class="lineNum">    6031 </span><span class="lineNoCov">          0 : static int intel_mode_max_pixclk(struct drm_device *dev,</span>
<span class="lineNum">    6032 </span>            :                                  struct drm_atomic_state *state)
<span class="lineNum">    6033 </span>            : {
<span class="lineNum">    6034 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">    6035 </span>            :         struct intel_crtc_state *crtc_state;
<span class="lineNum">    6036 </span>            :         int max_pixclk = 0;
<span class="lineNum">    6037 </span>            : 
<span class="lineNum">    6038 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, intel_crtc) {</span>
<span class="lineNum">    6039 </span><span class="lineNoCov">          0 :                 crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);</span>
<span class="lineNum">    6040 </span><span class="lineNoCov">          0 :                 if (IS_ERR(crtc_state))</span>
<span class="lineNum">    6041 </span><span class="lineNoCov">          0 :                         return PTR_ERR(crtc_state);</span>
<span class="lineNum">    6042 </span>            : 
<span class="lineNum">    6043 </span><span class="lineNoCov">          0 :                 if (!crtc_state-&gt;base.enable)</span>
<span class="lineNum">    6044 </span>            :                         continue;
<span class="lineNum">    6045 </span>            : 
<span class="lineNum">    6046 </span><span class="lineNoCov">          0 :                 max_pixclk = max(max_pixclk,</span>
<span class="lineNum">    6047 </span><span class="lineNoCov">          0 :                                  crtc_state-&gt;base.adjusted_mode.crtc_clock);</span>
<span class="lineNum">    6048 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6049 </span>            : 
<span class="lineNum">    6050 </span><span class="lineNoCov">          0 :         return max_pixclk;</span>
<a name="6051"><span class="lineNum">    6051 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6052 </span>            : 
<span class="lineNum">    6053 </span><span class="lineNoCov">          0 : static int valleyview_modeset_calc_cdclk(struct drm_atomic_state *state)</span>
<span class="lineNum">    6054 </span>            : {
<span class="lineNum">    6055 </span><span class="lineNoCov">          0 :         struct drm_device *dev = state-&gt;dev;</span>
<span class="lineNum">    6056 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6057 </span><span class="lineNoCov">          0 :         int max_pixclk = intel_mode_max_pixclk(dev, state);</span>
<span class="lineNum">    6058 </span>            : 
<span class="lineNum">    6059 </span><span class="lineNoCov">          0 :         if (max_pixclk &lt; 0)</span>
<span class="lineNum">    6060 </span><span class="lineNoCov">          0 :                 return max_pixclk;</span>
<span class="lineNum">    6061 </span>            : 
<span class="lineNum">    6062 </span><span class="lineNoCov">          0 :         to_intel_atomic_state(state)-&gt;cdclk =</span>
<span class="lineNum">    6063 </span><span class="lineNoCov">          0 :                 valleyview_calc_cdclk(dev_priv, max_pixclk);</span>
<span class="lineNum">    6064 </span>            : 
<span class="lineNum">    6065 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6066"><span class="lineNum">    6066 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6067 </span>            : 
<span class="lineNum">    6068 </span><span class="lineNoCov">          0 : static int broxton_modeset_calc_cdclk(struct drm_atomic_state *state)</span>
<span class="lineNum">    6069 </span>            : {
<span class="lineNum">    6070 </span><span class="lineNoCov">          0 :         struct drm_device *dev = state-&gt;dev;</span>
<span class="lineNum">    6071 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6072 </span><span class="lineNoCov">          0 :         int max_pixclk = intel_mode_max_pixclk(dev, state);</span>
<span class="lineNum">    6073 </span>            : 
<span class="lineNum">    6074 </span><span class="lineNoCov">          0 :         if (max_pixclk &lt; 0)</span>
<span class="lineNum">    6075 </span><span class="lineNoCov">          0 :                 return max_pixclk;</span>
<span class="lineNum">    6076 </span>            : 
<span class="lineNum">    6077 </span><span class="lineNoCov">          0 :         to_intel_atomic_state(state)-&gt;cdclk =</span>
<span class="lineNum">    6078 </span><span class="lineNoCov">          0 :                 broxton_calc_cdclk(dev_priv, max_pixclk);</span>
<span class="lineNum">    6079 </span>            : 
<span class="lineNum">    6080 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6081"><span class="lineNum">    6081 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6082 </span>            : 
<span class="lineNum">    6083 </span><span class="lineNoCov">          0 : static void vlv_program_pfi_credits(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    6084 </span>            : {
<span class="lineNum">    6085 </span>            :         unsigned int credits, default_credits;
<span class="lineNum">    6086 </span>            : 
<span class="lineNum">    6087 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv))</span>
<span class="lineNum">    6088 </span><span class="lineNoCov">          0 :                 default_credits = PFI_CREDIT(12);</span>
<span class="lineNum">    6089 </span>            :         else
<span class="lineNum">    6090 </span>            :                 default_credits = PFI_CREDIT(8);
<span class="lineNum">    6091 </span>            : 
<span class="lineNum">    6092 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;cdclk_freq &gt;= dev_priv-&gt;czclk_freq) {</span>
<span class="lineNum">    6093 </span>            :                 /* CHV suggested value is 31 or 63 */
<span class="lineNum">    6094 </span><span class="lineNoCov">          0 :                 if (IS_CHERRYVIEW(dev_priv))</span>
<span class="lineNum">    6095 </span><span class="lineNoCov">          0 :                         credits = PFI_CREDIT_63;</span>
<span class="lineNum">    6096 </span>            :                 else
<span class="lineNum">    6097 </span>            :                         credits = PFI_CREDIT(15);
<span class="lineNum">    6098 </span>            :         } else {
<span class="lineNum">    6099 </span>            :                 credits = default_credits;
<span class="lineNum">    6100 </span>            :         }
<span class="lineNum">    6101 </span>            : 
<span class="lineNum">    6102 </span>            :         /*
<span class="lineNum">    6103 </span>            :          * WA - write default credits before re-programming
<span class="lineNum">    6104 </span>            :          * FIXME: should we also set the resend bit here?
<span class="lineNum">    6105 </span>            :          */
<span class="lineNum">    6106 </span><span class="lineNoCov">          0 :         I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE |</span>
<span class="lineNum">    6107 </span>            :                    default_credits);
<span class="lineNum">    6108 </span>            : 
<span class="lineNum">    6109 </span><span class="lineNoCov">          0 :         I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE |</span>
<span class="lineNum">    6110 </span>            :                    credits | PFI_CREDIT_RESEND);
<span class="lineNum">    6111 </span>            : 
<span class="lineNum">    6112 </span>            :         /*
<span class="lineNum">    6113 </span>            :          * FIXME is this guaranteed to clear
<span class="lineNum">    6114 </span>            :          * immediately or should we poll for it?
<span class="lineNum">    6115 </span>            :          */
<span class="lineNum">    6116 </span><span class="lineNoCov">          0 :         WARN_ON(I915_READ(GCI_CONTROL) &amp; PFI_CREDIT_RESEND);</span>
<a name="6117"><span class="lineNum">    6117 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6118 </span>            : 
<span class="lineNum">    6119 </span><span class="lineNoCov">          0 : static void valleyview_modeset_commit_cdclk(struct drm_atomic_state *old_state)</span>
<span class="lineNum">    6120 </span>            : {
<span class="lineNum">    6121 </span><span class="lineNoCov">          0 :         struct drm_device *dev = old_state-&gt;dev;</span>
<span class="lineNum">    6122 </span><span class="lineNoCov">          0 :         unsigned int req_cdclk = to_intel_atomic_state(old_state)-&gt;cdclk;</span>
<span class="lineNum">    6123 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6124 </span>            : 
<span class="lineNum">    6125 </span>            :         /*
<span class="lineNum">    6126 </span>            :          * FIXME: We can end up here with all power domains off, yet
<span class="lineNum">    6127 </span>            :          * with a CDCLK frequency other than the minimum. To account
<span class="lineNum">    6128 </span>            :          * for this take the PIPE-A power domain, which covers the HW
<span class="lineNum">    6129 </span>            :          * blocks needed for the following programming. This can be
<span class="lineNum">    6130 </span>            :          * removed once it's guaranteed that we get here either with
<span class="lineNum">    6131 </span>            :          * the minimum CDCLK set, or the required power domains
<span class="lineNum">    6132 </span>            :          * enabled.
<span class="lineNum">    6133 </span>            :          */
<span class="lineNum">    6134 </span><span class="lineNoCov">          0 :         intel_display_power_get(dev_priv, POWER_DOMAIN_PIPE_A);</span>
<span class="lineNum">    6135 </span>            : 
<span class="lineNum">    6136 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    6137 </span><span class="lineNoCov">          0 :                 cherryview_set_cdclk(dev, req_cdclk);</span>
<span class="lineNum">    6138 </span>            :         else
<span class="lineNum">    6139 </span><span class="lineNoCov">          0 :                 valleyview_set_cdclk(dev, req_cdclk);</span>
<span class="lineNum">    6140 </span>            : 
<span class="lineNum">    6141 </span><span class="lineNoCov">          0 :         vlv_program_pfi_credits(dev_priv);</span>
<span class="lineNum">    6142 </span>            : 
<span class="lineNum">    6143 </span><span class="lineNoCov">          0 :         intel_display_power_put(dev_priv, POWER_DOMAIN_PIPE_A);</span>
<a name="6144"><span class="lineNum">    6144 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6145 </span>            : 
<span class="lineNum">    6146 </span><span class="lineNoCov">          0 : static void valleyview_crtc_enable(struct drm_crtc *crtc)</span>
<span class="lineNum">    6147 </span>            : {
<span class="lineNum">    6148 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    6149 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    6150 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    6151 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    6152 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    6153 </span>            :         bool is_dsi;
<span class="lineNum">    6154 </span>            : 
<span class="lineNum">    6155 </span><span class="lineNoCov">          0 :         if (WARN_ON(intel_crtc-&gt;active))</span>
<span class="lineNum">    6156 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6157 </span>            : 
<span class="lineNum">    6158 </span><span class="lineNoCov">          0 :         is_dsi = intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI);</span>
<span class="lineNum">    6159 </span>            : 
<span class="lineNum">    6160 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_dp_encoder)</span>
<span class="lineNum">    6161 </span><span class="lineNoCov">          0 :                 intel_dp_set_m_n(intel_crtc, M1_N1);</span>
<span class="lineNum">    6162 </span>            : 
<span class="lineNum">    6163 </span><span class="lineNoCov">          0 :         intel_set_pipe_timings(intel_crtc);</span>
<span class="lineNum">    6164 </span>            : 
<span class="lineNum">    6165 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev) &amp;&amp; pipe == PIPE_B) {</span>
<span class="lineNum">    6166 </span><span class="lineNoCov">          0 :                 struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6167 </span>            : 
<span class="lineNum">    6168 </span><span class="lineNoCov">          0 :                 I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY);</span>
<span class="lineNum">    6169 </span><span class="lineNoCov">          0 :                 I915_WRITE(CHV_CANVAS(pipe), 0);</span>
<span class="lineNum">    6170 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6171 </span>            : 
<span class="lineNum">    6172 </span><span class="lineNoCov">          0 :         i9xx_set_pipeconf(intel_crtc);</span>
<span class="lineNum">    6173 </span>            : 
<span class="lineNum">    6174 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;active = true;</span>
<span class="lineNum">    6175 </span>            : 
<span class="lineNum">    6176 </span><span class="lineNoCov">          0 :         intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);</span>
<span class="lineNum">    6177 </span>            : 
<span class="lineNum">    6178 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6179 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;pre_pll_enable)</span>
<span class="lineNum">    6180 </span><span class="lineNoCov">          0 :                         encoder-&gt;pre_pll_enable(encoder);</span>
<span class="lineNum">    6181 </span>            : 
<span class="lineNum">    6182 </span><span class="lineNoCov">          0 :         if (!is_dsi) {</span>
<span class="lineNum">    6183 </span><span class="lineNoCov">          0 :                 if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    6184 </span><span class="lineNoCov">          0 :                         chv_prepare_pll(intel_crtc, intel_crtc-&gt;config);</span>
<span class="lineNum">    6185 </span><span class="lineNoCov">          0 :                         chv_enable_pll(intel_crtc, intel_crtc-&gt;config);</span>
<span class="lineNum">    6186 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    6187 </span><span class="lineNoCov">          0 :                         vlv_prepare_pll(intel_crtc, intel_crtc-&gt;config);</span>
<span class="lineNum">    6188 </span><span class="lineNoCov">          0 :                         vlv_enable_pll(intel_crtc, intel_crtc-&gt;config);</span>
<span class="lineNum">    6189 </span>            :                 }
<span class="lineNum">    6190 </span>            :         }
<span class="lineNum">    6191 </span>            : 
<span class="lineNum">    6192 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6193 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;pre_enable)</span>
<span class="lineNum">    6194 </span><span class="lineNoCov">          0 :                         encoder-&gt;pre_enable(encoder);</span>
<span class="lineNum">    6195 </span>            : 
<span class="lineNum">    6196 </span><span class="lineNoCov">          0 :         i9xx_pfit_enable(intel_crtc);</span>
<span class="lineNum">    6197 </span>            : 
<span class="lineNum">    6198 </span><span class="lineNoCov">          0 :         intel_crtc_load_lut(crtc);</span>
<span class="lineNum">    6199 </span>            : 
<span class="lineNum">    6200 </span><span class="lineNoCov">          0 :         intel_enable_pipe(intel_crtc);</span>
<span class="lineNum">    6201 </span>            : 
<span class="lineNum">    6202 </span><span class="lineNoCov">          0 :         assert_vblank_disabled(crtc);</span>
<span class="lineNum">    6203 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_on(crtc);</span>
<span class="lineNum">    6204 </span>            : 
<span class="lineNum">    6205 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6206 </span><span class="lineNoCov">          0 :                 encoder-&gt;enable(encoder);</span>
<a name="6207"><span class="lineNum">    6207 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6208 </span>            : 
<span class="lineNum">    6209 </span><span class="lineNoCov">          0 : static void i9xx_set_pll_dividers(struct intel_crtc *crtc)</span>
<span class="lineNum">    6210 </span>            : {
<span class="lineNum">    6211 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    6212 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6213 </span>            : 
<span class="lineNum">    6214 </span><span class="lineNoCov">          0 :         I915_WRITE(FP0(crtc-&gt;pipe), crtc-&gt;config-&gt;dpll_hw_state.fp0);</span>
<span class="lineNum">    6215 </span><span class="lineNoCov">          0 :         I915_WRITE(FP1(crtc-&gt;pipe), crtc-&gt;config-&gt;dpll_hw_state.fp1);</span>
<a name="6216"><span class="lineNum">    6216 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6217 </span>            : 
<span class="lineNum">    6218 </span><span class="lineNoCov">          0 : static void i9xx_crtc_enable(struct drm_crtc *crtc)</span>
<span class="lineNum">    6219 </span>            : {
<span class="lineNum">    6220 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    6221 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    6222 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    6223 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    6224 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    6225 </span>            : 
<span class="lineNum">    6226 </span><span class="lineNoCov">          0 :         if (WARN_ON(intel_crtc-&gt;active))</span>
<span class="lineNum">    6227 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6228 </span>            : 
<span class="lineNum">    6229 </span><span class="lineNoCov">          0 :         i9xx_set_pll_dividers(intel_crtc);</span>
<span class="lineNum">    6230 </span>            : 
<span class="lineNum">    6231 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_dp_encoder)</span>
<span class="lineNum">    6232 </span><span class="lineNoCov">          0 :                 intel_dp_set_m_n(intel_crtc, M1_N1);</span>
<span class="lineNum">    6233 </span>            : 
<span class="lineNum">    6234 </span><span class="lineNoCov">          0 :         intel_set_pipe_timings(intel_crtc);</span>
<span class="lineNum">    6235 </span>            : 
<span class="lineNum">    6236 </span><span class="lineNoCov">          0 :         i9xx_set_pipeconf(intel_crtc);</span>
<span class="lineNum">    6237 </span>            : 
<span class="lineNum">    6238 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;active = true;</span>
<span class="lineNum">    6239 </span>            : 
<span class="lineNum">    6240 </span><span class="lineNoCov">          0 :         if (!IS_GEN2(dev))</span>
<span class="lineNum">    6241 </span><span class="lineNoCov">          0 :                 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);</span>
<span class="lineNum">    6242 </span>            : 
<span class="lineNum">    6243 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6244 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;pre_enable)</span>
<span class="lineNum">    6245 </span><span class="lineNoCov">          0 :                         encoder-&gt;pre_enable(encoder);</span>
<span class="lineNum">    6246 </span>            : 
<span class="lineNum">    6247 </span><span class="lineNoCov">          0 :         i9xx_enable_pll(intel_crtc);</span>
<span class="lineNum">    6248 </span>            : 
<span class="lineNum">    6249 </span><span class="lineNoCov">          0 :         i9xx_pfit_enable(intel_crtc);</span>
<span class="lineNum">    6250 </span>            : 
<span class="lineNum">    6251 </span><span class="lineNoCov">          0 :         intel_crtc_load_lut(crtc);</span>
<span class="lineNum">    6252 </span>            : 
<span class="lineNum">    6253 </span><span class="lineNoCov">          0 :         intel_update_watermarks(crtc);</span>
<span class="lineNum">    6254 </span><span class="lineNoCov">          0 :         intel_enable_pipe(intel_crtc);</span>
<span class="lineNum">    6255 </span>            : 
<span class="lineNum">    6256 </span><span class="lineNoCov">          0 :         assert_vblank_disabled(crtc);</span>
<span class="lineNum">    6257 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_on(crtc);</span>
<span class="lineNum">    6258 </span>            : 
<span class="lineNum">    6259 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6260 </span><span class="lineNoCov">          0 :                 encoder-&gt;enable(encoder);</span>
<a name="6261"><span class="lineNum">    6261 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6262 </span>            : 
<span class="lineNum">    6263 </span><span class="lineNoCov">          0 : static void i9xx_pfit_disable(struct intel_crtc *crtc)</span>
<span class="lineNum">    6264 </span>            : {
<span class="lineNum">    6265 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    6266 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6267 </span>            : 
<span class="lineNum">    6268 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;config-&gt;gmch_pfit.control)</span>
<span class="lineNum">    6269 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6270 </span>            : 
<span class="lineNum">    6271 </span><span class="lineNoCov">          0 :         assert_pipe_disabled(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">    6272 </span>            : 
<span class="lineNum">    6273 </span>            :         DRM_DEBUG_DRIVER(&quot;disabling pfit, current: 0x%08x\n&quot;,
<span class="lineNum">    6274 </span>            :                          I915_READ(PFIT_CONTROL));
<span class="lineNum">    6275 </span><span class="lineNoCov">          0 :         I915_WRITE(PFIT_CONTROL, 0);</span>
<a name="6276"><span class="lineNum">    6276 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6277 </span>            : 
<span class="lineNum">    6278 </span><span class="lineNoCov">          0 : static void i9xx_crtc_disable(struct drm_crtc *crtc)</span>
<span class="lineNum">    6279 </span>            : {
<span class="lineNum">    6280 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    6281 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6282 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    6283 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    6284 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    6285 </span>            : 
<span class="lineNum">    6286 </span>            :         /*
<span class="lineNum">    6287 </span>            :          * On gen2 planes are double buffered but the pipe isn't, so we must
<span class="lineNum">    6288 </span>            :          * wait for planes to fully turn off before disabling the pipe.
<span class="lineNum">    6289 </span>            :          * We also need to wait on all gmch platforms because of the
<span class="lineNum">    6290 </span>            :          * self-refresh mode constraint explained above.
<span class="lineNum">    6291 </span>            :          */
<span class="lineNum">    6292 </span><span class="lineNoCov">          0 :         intel_wait_for_vblank(dev, pipe);</span>
<span class="lineNum">    6293 </span>            : 
<span class="lineNum">    6294 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6295 </span><span class="lineNoCov">          0 :                 encoder-&gt;disable(encoder);</span>
<span class="lineNum">    6296 </span>            : 
<span class="lineNum">    6297 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_off(crtc);</span>
<span class="lineNum">    6298 </span><span class="lineNoCov">          0 :         assert_vblank_disabled(crtc);</span>
<span class="lineNum">    6299 </span>            : 
<span class="lineNum">    6300 </span><span class="lineNoCov">          0 :         intel_disable_pipe(intel_crtc);</span>
<span class="lineNum">    6301 </span>            : 
<span class="lineNum">    6302 </span><span class="lineNoCov">          0 :         i9xx_pfit_disable(intel_crtc);</span>
<span class="lineNum">    6303 </span>            : 
<span class="lineNum">    6304 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6305 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;post_disable)</span>
<span class="lineNum">    6306 </span><span class="lineNoCov">          0 :                         encoder-&gt;post_disable(encoder);</span>
<span class="lineNum">    6307 </span>            : 
<span class="lineNum">    6308 </span><span class="lineNoCov">          0 :         if (!intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI)) {</span>
<span class="lineNum">    6309 </span><span class="lineNoCov">          0 :                 if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    6310 </span><span class="lineNoCov">          0 :                         chv_disable_pll(dev_priv, pipe);</span>
<span class="lineNum">    6311 </span><span class="lineNoCov">          0 :                 else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    6312 </span><span class="lineNoCov">          0 :                         vlv_disable_pll(dev_priv, pipe);</span>
<span class="lineNum">    6313 </span>            :                 else
<span class="lineNum">    6314 </span><span class="lineNoCov">          0 :                         i9xx_disable_pll(intel_crtc);</span>
<span class="lineNum">    6315 </span>            :         }
<span class="lineNum">    6316 </span>            : 
<span class="lineNum">    6317 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, encoder)</span>
<span class="lineNum">    6318 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;post_pll_disable)</span>
<span class="lineNum">    6319 </span><span class="lineNoCov">          0 :                         encoder-&gt;post_pll_disable(encoder);</span>
<span class="lineNum">    6320 </span>            : 
<span class="lineNum">    6321 </span><span class="lineNoCov">          0 :         if (!IS_GEN2(dev))</span>
<span class="lineNum">    6322 </span><span class="lineNoCov">          0 :                 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);</span>
<a name="6323"><span class="lineNum">    6323 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6324 </span>            : 
<span class="lineNum">    6325 </span><span class="lineNoCov">          0 : static void intel_crtc_disable_noatomic(struct drm_crtc *crtc)</span>
<span class="lineNum">    6326 </span>            : {
<span class="lineNum">    6327 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    6328 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(crtc-&gt;dev);</span>
<span class="lineNum">    6329 </span>            :         enum intel_display_power_domain domain;
<span class="lineNum">    6330 </span>            :         unsigned long domains;
<span class="lineNum">    6331 </span>            : 
<span class="lineNum">    6332 </span><span class="lineNoCov">          0 :         if (!intel_crtc-&gt;active)</span>
<span class="lineNum">    6333 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6334 </span>            : 
<span class="lineNum">    6335 </span><span class="lineNoCov">          0 :         if (to_intel_plane_state(crtc-&gt;primary-&gt;state)-&gt;visible) {</span>
<span class="lineNum">    6336 </span><span class="lineNoCov">          0 :                 intel_crtc_wait_for_pending_flips(crtc);</span>
<span class="lineNum">    6337 </span><span class="lineNoCov">          0 :                 intel_pre_disable_primary(crtc);</span>
<span class="lineNum">    6338 </span>            : 
<span class="lineNum">    6339 </span><span class="lineNoCov">          0 :                 intel_crtc_disable_planes(crtc, 1 &lt;&lt; drm_plane_index(crtc-&gt;primary));</span>
<span class="lineNum">    6340 </span><span class="lineNoCov">          0 :                 to_intel_plane_state(crtc-&gt;primary-&gt;state)-&gt;visible = false;</span>
<span class="lineNum">    6341 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6342 </span>            : 
<span class="lineNum">    6343 </span><span class="lineNoCov">          0 :         dev_priv-&gt;display.crtc_disable(crtc);</span>
<span class="lineNum">    6344 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;active = false;</span>
<span class="lineNum">    6345 </span><span class="lineNoCov">          0 :         intel_update_watermarks(crtc);</span>
<span class="lineNum">    6346 </span><span class="lineNoCov">          0 :         intel_disable_shared_dpll(intel_crtc);</span>
<span class="lineNum">    6347 </span>            : 
<span class="lineNum">    6348 </span><span class="lineNoCov">          0 :         domains = intel_crtc-&gt;enabled_power_domains;</span>
<span class="lineNum">    6349 </span><span class="lineNoCov">          0 :         for_each_power_domain(domain, domains)</span>
<span class="lineNum">    6350 </span><span class="lineNoCov">          0 :                 intel_display_power_put(dev_priv, domain);</span>
<span class="lineNum">    6351 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;enabled_power_domains = 0;</span>
<span class="lineNum">    6352 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6353 </span>            : 
<span class="lineNum">    6354 </span>            : /*
<span class="lineNum">    6355 </span>            :  * turn all crtc's off, but do not adjust state
<a name="6356"><span class="lineNum">    6356 </span>            :  * This has to be paired with a call to intel_modeset_setup_hw_state.</a>
<span class="lineNum">    6357 </span>            :  */
<span class="lineNum">    6358 </span><span class="lineNoCov">          0 : int intel_display_suspend(struct drm_device *dev)</span>
<span class="lineNum">    6359 </span>            : {
<span class="lineNum">    6360 </span><span class="lineNoCov">          0 :         struct drm_mode_config *config = &amp;dev-&gt;mode_config;</span>
<span class="lineNum">    6361 </span><span class="lineNoCov">          0 :         struct drm_modeset_acquire_ctx *ctx = config-&gt;acquire_ctx;</span>
<span class="lineNum">    6362 </span>            :         struct drm_atomic_state *state;
<span class="lineNum">    6363 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    6364 </span>            :         unsigned crtc_mask = 0;
<span class="lineNum">    6365 </span>            :         int ret = 0;
<span class="lineNum">    6366 </span>            : 
<span class="lineNum">    6367 </span><span class="lineNoCov">          0 :         if (WARN_ON(!ctx))</span>
<span class="lineNum">    6368 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6369 </span>            : 
<span class="lineNum">    6370 </span>            :         lockdep_assert_held(&amp;ctx-&gt;ww_ctx);
<span class="lineNum">    6371 </span><span class="lineNoCov">          0 :         state = drm_atomic_state_alloc(dev);</span>
<span class="lineNum">    6372 </span><span class="lineNoCov">          0 :         if (WARN_ON(!state))</span>
<span class="lineNum">    6373 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    6374 </span>            : 
<span class="lineNum">    6375 </span><span class="lineNoCov">          0 :         state-&gt;acquire_ctx = ctx;</span>
<span class="lineNum">    6376 </span><span class="lineNoCov">          0 :         state-&gt;allow_modeset = true;</span>
<span class="lineNum">    6377 </span>            : 
<span class="lineNum">    6378 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, crtc) {</span>
<span class="lineNum">    6379 </span>            :                 struct drm_crtc_state *crtc_state =
<span class="lineNum">    6380 </span><span class="lineNoCov">          0 :                         drm_atomic_get_crtc_state(state, crtc);</span>
<span class="lineNum">    6381 </span>            : 
<span class="lineNum">    6382 </span><span class="lineNoCov">          0 :                 ret = PTR_ERR_OR_ZERO(crtc_state);</span>
<span class="lineNum">    6383 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    6384 </span><span class="lineNoCov">          0 :                         goto free;</span>
<span class="lineNum">    6385 </span>            : 
<span class="lineNum">    6386 </span><span class="lineNoCov">          0 :                 if (!crtc_state-&gt;active)</span>
<span class="lineNum">    6387 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    6388 </span>            : 
<span class="lineNum">    6389 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;active = false;</span>
<span class="lineNum">    6390 </span><span class="lineNoCov">          0 :                 crtc_mask |= 1 &lt;&lt; drm_crtc_index(crtc);</span>
<span class="lineNum">    6391 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6392 </span>            : 
<span class="lineNum">    6393 </span><span class="lineNoCov">          0 :         if (crtc_mask) {</span>
<span class="lineNum">    6394 </span><span class="lineNoCov">          0 :                 ret = drm_atomic_commit(state);</span>
<span class="lineNum">    6395 </span>            : 
<span class="lineNum">    6396 </span><span class="lineNoCov">          0 :                 if (!ret) {</span>
<span class="lineNum">    6397 </span><span class="lineNoCov">          0 :                         for_each_crtc(dev, crtc)</span>
<span class="lineNum">    6398 </span><span class="lineNoCov">          0 :                                 if (crtc_mask &amp; (1 &lt;&lt; drm_crtc_index(crtc)))</span>
<span class="lineNum">    6399 </span><span class="lineNoCov">          0 :                                         crtc-&gt;state-&gt;active = true;</span>
<span class="lineNum">    6400 </span>            : 
<span class="lineNum">    6401 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    6402 </span>            :                 }
<span class="lineNum">    6403 </span>            :         }
<span class="lineNum">    6404 </span>            : 
<span class="lineNum">    6405 </span>            : free:
<span class="lineNum">    6406 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    6407 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Suspending crtc's failed with %i\n&quot;, ret);</span>
<span class="lineNum">    6408 </span><span class="lineNoCov">          0 :         drm_atomic_state_free(state);</span>
<span class="lineNum">    6409 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="6410"><span class="lineNum">    6410 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6411 </span>            : 
<span class="lineNum">    6412 </span><span class="lineNoCov">          0 : void intel_encoder_destroy(struct drm_encoder *encoder)</span>
<span class="lineNum">    6413 </span>            : {
<span class="lineNum">    6414 </span><span class="lineNoCov">          0 :         struct intel_encoder *intel_encoder = to_intel_encoder(encoder);</span>
<span class="lineNum">    6415 </span>            : 
<span class="lineNum">    6416 </span><span class="lineNoCov">          0 :         drm_encoder_cleanup(encoder);</span>
<span class="lineNum">    6417 </span><span class="lineNoCov">          0 :         kfree(intel_encoder);</span>
<span class="lineNum">    6418 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6419 </span>            : 
<a name="6420"><span class="lineNum">    6420 </span>            : /* Cross check the actual hw state with our own modeset state tracking (and it's</a>
<span class="lineNum">    6421 </span>            :  * internal consistency). */
<span class="lineNum">    6422 </span><span class="lineNoCov">          0 : static void intel_connector_check_state(struct intel_connector *connector)</span>
<span class="lineNum">    6423 </span>            : {
<span class="lineNum">    6424 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = connector-&gt;base.state-&gt;crtc;</span>
<span class="lineNum">    6425 </span>            : 
<span class="lineNum">    6426 </span>            :         DRM_DEBUG_KMS(&quot;[CONNECTOR:%d:%s]\n&quot;,
<span class="lineNum">    6427 </span>            :                       connector-&gt;base.base.id,
<span class="lineNum">    6428 </span>            :                       connector-&gt;base.name);
<span class="lineNum">    6429 </span>            : 
<span class="lineNum">    6430 </span><span class="lineNoCov">          0 :         if (connector-&gt;get_hw_state(connector)) {</span>
<span class="lineNum">    6431 </span><span class="lineNoCov">          0 :                 struct intel_encoder *encoder = connector-&gt;encoder;</span>
<span class="lineNum">    6432 </span><span class="lineNoCov">          0 :                 struct drm_connector_state *conn_state = connector-&gt;base.state;</span>
<span class="lineNum">    6433 </span>            : 
<span class="lineNum">    6434 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(!crtc,</span>
<span class="lineNum">    6435 </span>            :                          &quot;connector enabled without attached crtc\n&quot;);
<span class="lineNum">    6436 </span>            : 
<span class="lineNum">    6437 </span><span class="lineNoCov">          0 :                 if (!crtc)</span>
<span class="lineNum">    6438 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    6439 </span>            : 
<span class="lineNum">    6440 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(!crtc-&gt;state-&gt;active,</span>
<span class="lineNum">    6441 </span>            :                       &quot;connector is active, but attached crtc isn't\n&quot;);
<span class="lineNum">    6442 </span>            : 
<span class="lineNum">    6443 </span><span class="lineNoCov">          0 :                 if (!encoder || encoder-&gt;type == INTEL_OUTPUT_DP_MST)</span>
<span class="lineNum">    6444 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    6445 </span>            : 
<span class="lineNum">    6446 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(conn_state-&gt;best_encoder != &amp;encoder-&gt;base,</span>
<span class="lineNum">    6447 </span>            :                         &quot;atomic encoder doesn't match attached encoder\n&quot;);
<span class="lineNum">    6448 </span>            : 
<span class="lineNum">    6449 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(conn_state-&gt;crtc != encoder-&gt;base.crtc,</span>
<span class="lineNum">    6450 </span>            :                         &quot;attached encoder crtc differs from connector crtc\n&quot;);
<span class="lineNum">    6451 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    6452 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(crtc &amp;&amp; crtc-&gt;state-&gt;active,</span>
<span class="lineNum">    6453 </span>            :                         &quot;attached crtc is active, but connector isn't\n&quot;);
<span class="lineNum">    6454 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(!crtc &amp;&amp; connector-&gt;base.state-&gt;best_encoder,</span>
<span class="lineNum">    6455 </span>            :                         &quot;best encoder set without crtc!\n&quot;);
<span class="lineNum">    6456 </span>            :         }
<a name="6457"><span class="lineNum">    6457 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6458 </span>            : 
<span class="lineNum">    6459 </span><span class="lineNoCov">          0 : int intel_connector_init(struct intel_connector *connector)</span>
<span class="lineNum">    6460 </span>            : {
<span class="lineNum">    6461 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">    6462 </span>            : 
<span class="lineNum">    6463 </span><span class="lineNoCov">          0 :         connector_state = kzalloc(sizeof *connector_state, GFP_KERNEL);</span>
<span class="lineNum">    6464 </span><span class="lineNoCov">          0 :         if (!connector_state)</span>
<span class="lineNum">    6465 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    6466 </span>            : 
<span class="lineNum">    6467 </span><span class="lineNoCov">          0 :         connector-&gt;base.state = connector_state;</span>
<span class="lineNum">    6468 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6469"><span class="lineNum">    6469 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6470 </span>            : 
<span class="lineNum">    6471 </span><span class="lineNoCov">          0 : struct intel_connector *intel_connector_alloc(void)</span>
<span class="lineNum">    6472 </span>            : {
<span class="lineNum">    6473 </span>            :         struct intel_connector *connector;
<span class="lineNum">    6474 </span>            : 
<span class="lineNum">    6475 </span><span class="lineNoCov">          0 :         connector = kzalloc(sizeof *connector, GFP_KERNEL);</span>
<span class="lineNum">    6476 </span><span class="lineNoCov">          0 :         if (!connector)</span>
<span class="lineNum">    6477 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    6478 </span>            : 
<span class="lineNum">    6479 </span><span class="lineNoCov">          0 :         if (intel_connector_init(connector) &lt; 0) {</span>
<span class="lineNum">    6480 </span><span class="lineNoCov">          0 :                 kfree(connector);</span>
<span class="lineNum">    6481 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    6482 </span>            :         }
<span class="lineNum">    6483 </span>            : 
<span class="lineNum">    6484 </span><span class="lineNoCov">          0 :         return connector;</span>
<span class="lineNum">    6485 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6486 </span>            : 
<span class="lineNum">    6487 </span>            : /* Simple connector-&gt;get_hw_state implementation for encoders that support only
<a name="6488"><span class="lineNum">    6488 </span>            :  * one connector and no cloning and hence the encoder state determines the state</a>
<span class="lineNum">    6489 </span>            :  * of the connector. */
<span class="lineNum">    6490 </span><span class="lineNoCov">          0 : bool intel_connector_get_hw_state(struct intel_connector *connector)</span>
<span class="lineNum">    6491 </span>            : {
<span class="lineNum">    6492 </span><span class="lineNoCov">          0 :         enum pipe pipe = 0;</span>
<span class="lineNum">    6493 </span><span class="lineNoCov">          0 :         struct intel_encoder *encoder = connector-&gt;encoder;</span>
<span class="lineNum">    6494 </span>            : 
<span class="lineNum">    6495 </span><span class="lineNoCov">          0 :         return encoder-&gt;get_hw_state(encoder, &amp;pipe);</span>
<a name="6496"><span class="lineNum">    6496 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6497 </span>            : 
<span class="lineNum">    6498 </span><span class="lineNoCov">          0 : static int pipe_required_fdi_lanes(struct intel_crtc_state *crtc_state)</span>
<span class="lineNum">    6499 </span>            : {
<span class="lineNum">    6500 </span><span class="lineNoCov">          0 :         if (crtc_state-&gt;base.enable &amp;&amp; crtc_state-&gt;has_pch_encoder)</span>
<span class="lineNum">    6501 </span><span class="lineNoCov">          0 :                 return crtc_state-&gt;fdi_lanes;</span>
<span class="lineNum">    6502 </span>            : 
<span class="lineNum">    6503 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6504"><span class="lineNum">    6504 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6505 </span>            : 
<span class="lineNum">    6506 </span><span class="lineNoCov">          0 : static int ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe,</span>
<span class="lineNum">    6507 </span>            :                                      struct intel_crtc_state *pipe_config)
<span class="lineNum">    6508 </span>            : {
<span class="lineNum">    6509 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = pipe_config-&gt;base.state;</span>
<span class="lineNum">    6510 </span>            :         struct intel_crtc *other_crtc;
<span class="lineNum">    6511 </span>            :         struct intel_crtc_state *other_crtc_state;
<span class="lineNum">    6512 </span>            : 
<span class="lineNum">    6513 </span>            :         DRM_DEBUG_KMS(&quot;checking fdi config on pipe %c, lanes %i\n&quot;,
<span class="lineNum">    6514 </span>            :                       pipe_name(pipe), pipe_config-&gt;fdi_lanes);
<span class="lineNum">    6515 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;fdi_lanes &gt; 4) {</span>
<span class="lineNum">    6516 </span>            :                 DRM_DEBUG_KMS(&quot;invalid fdi lane config on pipe %c: %i lanes\n&quot;,
<span class="lineNum">    6517 </span>            :                               pipe_name(pipe), pipe_config-&gt;fdi_lanes);
<span class="lineNum">    6518 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6519 </span>            :         }
<span class="lineNum">    6520 </span>            : 
<span class="lineNum">    6521 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {</span>
<span class="lineNum">    6522 </span><span class="lineNoCov">          0 :                 if (pipe_config-&gt;fdi_lanes &gt; 2) {</span>
<span class="lineNum">    6523 </span>            :                         DRM_DEBUG_KMS(&quot;only 2 lanes on haswell, required: %i lanes\n&quot;,
<span class="lineNum">    6524 </span>            :                                       pipe_config-&gt;fdi_lanes);
<span class="lineNum">    6525 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    6526 </span>            :                 } else {
<span class="lineNum">    6527 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    6528 </span>            :                 }
<span class="lineNum">    6529 </span>            :         }
<span class="lineNum">    6530 </span>            : 
<span class="lineNum">    6531 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;num_pipes == 2)</span>
<span class="lineNum">    6532 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6533 </span>            : 
<span class="lineNum">    6534 </span>            :         /* Ivybridge 3 pipe is really complicated */
<span class="lineNum">    6535 </span><span class="lineNoCov">          0 :         switch (pipe) {</span>
<span class="lineNum">    6536 </span>            :         case PIPE_A:
<span class="lineNum">    6537 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6538 </span>            :         case PIPE_B:
<span class="lineNum">    6539 </span><span class="lineNoCov">          0 :                 if (pipe_config-&gt;fdi_lanes &lt;= 2)</span>
<span class="lineNum">    6540 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    6541 </span>            : 
<span class="lineNum">    6542 </span><span class="lineNoCov">          0 :                 other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_C));</span>
<span class="lineNum">    6543 </span>            :                 other_crtc_state =
<span class="lineNum">    6544 </span><span class="lineNoCov">          0 :                         intel_atomic_get_crtc_state(state, other_crtc);</span>
<span class="lineNum">    6545 </span><span class="lineNoCov">          0 :                 if (IS_ERR(other_crtc_state))</span>
<span class="lineNum">    6546 </span><span class="lineNoCov">          0 :                         return PTR_ERR(other_crtc_state);</span>
<span class="lineNum">    6547 </span>            : 
<span class="lineNum">    6548 </span><span class="lineNoCov">          0 :                 if (pipe_required_fdi_lanes(other_crtc_state) &gt; 0) {</span>
<span class="lineNum">    6549 </span>            :                         DRM_DEBUG_KMS(&quot;invalid shared fdi lane config on pipe %c: %i lanes\n&quot;,
<span class="lineNum">    6550 </span>            :                                       pipe_name(pipe), pipe_config-&gt;fdi_lanes);
<span class="lineNum">    6551 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    6552 </span>            :                 }
<span class="lineNum">    6553 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6554 </span>            :         case PIPE_C:
<span class="lineNum">    6555 </span><span class="lineNoCov">          0 :                 if (pipe_config-&gt;fdi_lanes &gt; 2) {</span>
<span class="lineNum">    6556 </span>            :                         DRM_DEBUG_KMS(&quot;only 2 lanes on pipe %c: required %i lanes\n&quot;,
<span class="lineNum">    6557 </span>            :                                       pipe_name(pipe), pipe_config-&gt;fdi_lanes);
<span class="lineNum">    6558 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    6559 </span>            :                 }
<span class="lineNum">    6560 </span>            : 
<span class="lineNum">    6561 </span><span class="lineNoCov">          0 :                 other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_B));</span>
<span class="lineNum">    6562 </span>            :                 other_crtc_state =
<span class="lineNum">    6563 </span><span class="lineNoCov">          0 :                         intel_atomic_get_crtc_state(state, other_crtc);</span>
<span class="lineNum">    6564 </span><span class="lineNoCov">          0 :                 if (IS_ERR(other_crtc_state))</span>
<span class="lineNum">    6565 </span><span class="lineNoCov">          0 :                         return PTR_ERR(other_crtc_state);</span>
<span class="lineNum">    6566 </span>            : 
<span class="lineNum">    6567 </span><span class="lineNoCov">          0 :                 if (pipe_required_fdi_lanes(other_crtc_state) &gt; 2) {</span>
<span class="lineNum">    6568 </span>            :                         DRM_DEBUG_KMS(&quot;fdi link B uses too many lanes to enable link C\n&quot;);
<span class="lineNum">    6569 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    6570 </span>            :                 }
<span class="lineNum">    6571 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6572 </span>            :         default:
<span class="lineNum">    6573 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">    6574 </span>            :         }
<span class="lineNum">    6575 </span><span class="lineNoCov">          0 : }</span>
<a name="6576"><span class="lineNum">    6576 </span>            : </a>
<span class="lineNum">    6577 </span>            : #define RETRY 1
<span class="lineNum">    6578 </span><span class="lineNoCov">          0 : static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    6579 </span>            :                                        struct intel_crtc_state *pipe_config)
<span class="lineNum">    6580 </span>            : {
<span class="lineNum">    6581 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    6582 </span><span class="lineNoCov">          0 :         const struct drm_display_mode *adjusted_mode = &amp;pipe_config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    6583 </span>            :         int lane, link_bw, fdi_dotclock, ret;
<span class="lineNum">    6584 </span><span class="lineNoCov">          0 :         bool needs_recompute = false;</span>
<span class="lineNum">    6585 </span>            : 
<span class="lineNum">    6586 </span>            : retry:
<span class="lineNum">    6587 </span>            :         /* FDI is a binary signal running at ~2.7GHz, encoding
<span class="lineNum">    6588 </span>            :          * each output octet as 10 bits. The actual frequency
<span class="lineNum">    6589 </span>            :          * is stored as a divider into a 100MHz clock, and the
<span class="lineNum">    6590 </span>            :          * mode pixel clock is stored in units of 1KHz.
<span class="lineNum">    6591 </span>            :          * Hence the bw of each lane in terms of the mode signal
<span class="lineNum">    6592 </span>            :          * is:
<span class="lineNum">    6593 </span>            :          */
<span class="lineNum">    6594 </span><span class="lineNoCov">          0 :         link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;</span>
<span class="lineNum">    6595 </span>            : 
<span class="lineNum">    6596 </span><span class="lineNoCov">          0 :         fdi_dotclock = adjusted_mode-&gt;crtc_clock;</span>
<span class="lineNum">    6597 </span>            : 
<span class="lineNum">    6598 </span><span class="lineNoCov">          0 :         lane = ironlake_get_lanes_required(fdi_dotclock, link_bw,</span>
<span class="lineNum">    6599 </span><span class="lineNoCov">          0 :                                            pipe_config-&gt;pipe_bpp);</span>
<span class="lineNum">    6600 </span>            : 
<span class="lineNum">    6601 </span><span class="lineNoCov">          0 :         pipe_config-&gt;fdi_lanes = lane;</span>
<span class="lineNum">    6602 </span>            : 
<span class="lineNum">    6603 </span><span class="lineNoCov">          0 :         intel_link_compute_m_n(pipe_config-&gt;pipe_bpp, lane, fdi_dotclock,</span>
<span class="lineNum">    6604 </span><span class="lineNoCov">          0 :                                link_bw, &amp;pipe_config-&gt;fdi_m_n);</span>
<span class="lineNum">    6605 </span>            : 
<span class="lineNum">    6606 </span><span class="lineNoCov">          0 :         ret = ironlake_check_fdi_lanes(intel_crtc-&gt;base.dev,</span>
<span class="lineNum">    6607 </span><span class="lineNoCov">          0 :                                        intel_crtc-&gt;pipe, pipe_config);</span>
<span class="lineNum">    6608 </span><span class="lineNoCov">          0 :         if (ret == -EINVAL &amp;&amp; pipe_config-&gt;pipe_bpp &gt; 6*3) {</span>
<span class="lineNum">    6609 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp -= 2*3;</span>
<span class="lineNum">    6610 </span>            :                 DRM_DEBUG_KMS(&quot;fdi link bw constraint, reducing pipe bpp to %i\n&quot;,
<span class="lineNum">    6611 </span>            :                               pipe_config-&gt;pipe_bpp);
<span class="lineNum">    6612 </span>            :                 needs_recompute = true;
<span class="lineNum">    6613 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;bw_constrained = true;</span>
<span class="lineNum">    6614 </span>            : 
<span class="lineNum">    6615 </span><span class="lineNoCov">          0 :                 goto retry;</span>
<span class="lineNum">    6616 </span>            :         }
<span class="lineNum">    6617 </span>            : 
<span class="lineNum">    6618 </span><span class="lineNoCov">          0 :         if (needs_recompute)</span>
<span class="lineNum">    6619 </span><span class="lineNoCov">          0 :                 return RETRY;</span>
<span class="lineNum">    6620 </span>            : 
<span class="lineNum">    6621 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="6622"><span class="lineNum">    6622 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6623 </span>            : 
<span class="lineNum">    6624 </span><span class="lineNoCov">          0 : static bool pipe_config_supports_ips(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    6625 </span>            :                                      struct intel_crtc_state *pipe_config)
<span class="lineNum">    6626 </span>            : {
<span class="lineNum">    6627 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;pipe_bpp &gt; 24)</span>
<span class="lineNum">    6628 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    6629 </span>            : 
<span class="lineNum">    6630 </span>            :         /* HSW can handle pixel rate up to cdclk? */
<span class="lineNum">    6631 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev_priv-&gt;dev))</span>
<span class="lineNum">    6632 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    6633 </span>            : 
<span class="lineNum">    6634 </span>            :         /*
<span class="lineNum">    6635 </span>            :          * We compare against max which means we must take
<span class="lineNum">    6636 </span>            :          * the increased cdclk requirement into account when
<span class="lineNum">    6637 </span>            :          * calculating the new cdclk.
<span class="lineNum">    6638 </span>            :          *
<span class="lineNum">    6639 </span>            :          * Should measure whether using a lower cdclk w/o IPS
<span class="lineNum">    6640 </span>            :          */
<span class="lineNum">    6641 </span><span class="lineNoCov">          0 :         return ilk_pipe_pixel_rate(pipe_config) &lt;=</span>
<span class="lineNum">    6642 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;max_cdclk_freq * 95 / 100;</span>
<a name="6643"><span class="lineNum">    6643 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6644 </span>            : 
<span class="lineNum">    6645 </span><span class="lineNoCov">          0 : static void hsw_compute_ips_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    6646 </span>            :                                    struct intel_crtc_state *pipe_config)
<span class="lineNum">    6647 </span>            : {
<span class="lineNum">    6648 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    6649 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6650 </span>            : 
<span class="lineNum">    6651 </span><span class="lineNoCov">          0 :         pipe_config-&gt;ips_enabled = i915.enable_ips &amp;&amp;</span>
<span class="lineNum">    6652 </span><span class="lineNoCov">          0 :                 hsw_crtc_supports_ips(crtc) &amp;&amp;</span>
<span class="lineNum">    6653 </span><span class="lineNoCov">          0 :                 pipe_config_supports_ips(dev_priv, pipe_config);</span>
<a name="6654"><span class="lineNum">    6654 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6655 </span>            : 
<span class="lineNum">    6656 </span><span class="lineNoCov">          0 : static int intel_crtc_compute_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    6657 </span>            :                                      struct intel_crtc_state *pipe_config)
<span class="lineNum">    6658 </span>            : {
<span class="lineNum">    6659 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    6660 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6661 </span><span class="lineNoCov">          0 :         const struct drm_display_mode *adjusted_mode = &amp;pipe_config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    6662 </span>            : 
<span class="lineNum">    6663 </span>            :         /* FIXME should check pixel clock limits on all platforms */
<span class="lineNum">    6664 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 4) {</span>
<span class="lineNum">    6665 </span><span class="lineNoCov">          0 :                 int clock_limit = dev_priv-&gt;max_cdclk_freq;</span>
<span class="lineNum">    6666 </span>            : 
<span class="lineNum">    6667 </span>            :                 /*
<span class="lineNum">    6668 </span>            :                  * Enable pixel doubling when the dot clock
<span class="lineNum">    6669 </span>            :                  * is &gt; 90% of the (display) core speed.
<span class="lineNum">    6670 </span>            :                  *
<span class="lineNum">    6671 </span>            :                  * GDG double wide on either pipe,
<span class="lineNum">    6672 </span>            :                  * otherwise pipe A only.
<span class="lineNum">    6673 </span>            :                  */
<span class="lineNum">    6674 </span><span class="lineNoCov">          0 :                 if ((crtc-&gt;pipe == PIPE_A || IS_I915G(dev)) &amp;&amp;</span>
<span class="lineNum">    6675 </span><span class="lineNoCov">          0 :                     adjusted_mode-&gt;crtc_clock &gt; clock_limit * 9 / 10) {</span>
<span class="lineNum">    6676 </span><span class="lineNoCov">          0 :                         clock_limit *= 2;</span>
<span class="lineNum">    6677 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;double_wide = true;</span>
<span class="lineNum">    6678 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6679 </span>            : 
<span class="lineNum">    6680 </span><span class="lineNoCov">          0 :                 if (adjusted_mode-&gt;crtc_clock &gt; clock_limit * 9 / 10)</span>
<span class="lineNum">    6681 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    6682 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6683 </span>            : 
<span class="lineNum">    6684 </span>            :         /*
<span class="lineNum">    6685 </span>            :          * Pipe horizontal size must be even in:
<span class="lineNum">    6686 </span>            :          * - DVO ganged mode
<span class="lineNum">    6687 </span>            :          * - LVDS dual channel mode
<span class="lineNum">    6688 </span>            :          * - Double wide pipe
<span class="lineNum">    6689 </span>            :          */
<span class="lineNum">    6690 </span><span class="lineNoCov">          0 :         if ((intel_pipe_will_have_type(pipe_config, INTEL_OUTPUT_LVDS) &amp;&amp;</span>
<span class="lineNum">    6691 </span><span class="lineNoCov">          0 :              intel_is_dual_link_lvds(dev)) || pipe_config-&gt;double_wide)</span>
<span class="lineNum">    6692 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_src_w &amp;= ~1;</span>
<span class="lineNum">    6693 </span>            : 
<span class="lineNum">    6694 </span>            :         /* Cantiga+ cannot handle modes with a hsync front porch of 0.
<span class="lineNum">    6695 </span>            :          * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
<span class="lineNum">    6696 </span>            :          */
<span class="lineNum">    6697 </span><span class="lineNoCov">          0 :         if ((INTEL_INFO(dev)-&gt;gen &gt; 4 || IS_G4X(dev)) &amp;&amp;</span>
<span class="lineNum">    6698 </span><span class="lineNoCov">          0 :                 adjusted_mode-&gt;crtc_hsync_start == adjusted_mode-&gt;crtc_hdisplay)</span>
<span class="lineNum">    6699 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    6700 </span>            : 
<span class="lineNum">    6701 </span><span class="lineNoCov">          0 :         if (HAS_IPS(dev))</span>
<span class="lineNum">    6702 </span><span class="lineNoCov">          0 :                 hsw_compute_ips_config(crtc, pipe_config);</span>
<span class="lineNum">    6703 </span>            : 
<span class="lineNum">    6704 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;has_pch_encoder)</span>
<span class="lineNum">    6705 </span><span class="lineNoCov">          0 :                 return ironlake_fdi_compute_config(crtc, pipe_config);</span>
<span class="lineNum">    6706 </span>            : 
<span class="lineNum">    6707 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="6708"><span class="lineNum">    6708 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6709 </span>            : 
<span class="lineNum">    6710 </span><span class="lineNoCov">          0 : static int skylake_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6711 </span>            : {
<span class="lineNum">    6712 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    6713 </span><span class="lineNoCov">          0 :         uint32_t lcpll1 = I915_READ(LCPLL1_CTL);</span>
<span class="lineNum">    6714 </span><span class="lineNoCov">          0 :         uint32_t cdctl = I915_READ(CDCLK_CTL);</span>
<span class="lineNum">    6715 </span>            :         uint32_t linkrate;
<span class="lineNum">    6716 </span>            : 
<span class="lineNum">    6717 </span><span class="lineNoCov">          0 :         if (!(lcpll1 &amp; LCPLL_PLL_ENABLE))</span>
<span class="lineNum">    6718 </span><span class="lineNoCov">          0 :                 return 24000; /* 24MHz is the cd freq with NSSC ref */</span>
<span class="lineNum">    6719 </span>            : 
<span class="lineNum">    6720 </span><span class="lineNoCov">          0 :         if ((cdctl &amp; CDCLK_FREQ_SEL_MASK) == CDCLK_FREQ_540)</span>
<span class="lineNum">    6721 </span><span class="lineNoCov">          0 :                 return 540000;</span>
<span class="lineNum">    6722 </span>            : 
<span class="lineNum">    6723 </span><span class="lineNoCov">          0 :         linkrate = (I915_READ(DPLL_CTRL1) &amp;</span>
<span class="lineNum">    6724 </span><span class="lineNoCov">          0 :                     DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)) &gt;&gt; 1;</span>
<span class="lineNum">    6725 </span>            : 
<span class="lineNum">    6726 </span><span class="lineNoCov">          0 :         if (linkrate == DPLL_CTRL1_LINK_RATE_2160 ||</span>
<span class="lineNum">    6727 </span><span class="lineNoCov">          0 :             linkrate == DPLL_CTRL1_LINK_RATE_1080) {</span>
<span class="lineNum">    6728 </span>            :                 /* vco 8640 */
<span class="lineNum">    6729 </span><span class="lineNoCov">          0 :                 switch (cdctl &amp; CDCLK_FREQ_SEL_MASK) {</span>
<span class="lineNum">    6730 </span>            :                 case CDCLK_FREQ_450_432:
<span class="lineNum">    6731 </span><span class="lineNoCov">          0 :                         return 432000;</span>
<span class="lineNum">    6732 </span>            :                 case CDCLK_FREQ_337_308:
<span class="lineNum">    6733 </span><span class="lineNoCov">          0 :                         return 308570;</span>
<span class="lineNum">    6734 </span>            :                 case CDCLK_FREQ_675_617:
<span class="lineNum">    6735 </span><span class="lineNoCov">          0 :                         return 617140;</span>
<span class="lineNum">    6736 </span>            :                 default:
<span class="lineNum">    6737 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;Unknown cd freq selection\n&quot;);</span>
<span class="lineNum">    6738 </span>            :                 }
<span class="lineNum">    6739 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    6740 </span>            :                 /* vco 8100 */
<span class="lineNum">    6741 </span><span class="lineNoCov">          0 :                 switch (cdctl &amp; CDCLK_FREQ_SEL_MASK) {</span>
<span class="lineNum">    6742 </span>            :                 case CDCLK_FREQ_450_432:
<span class="lineNum">    6743 </span><span class="lineNoCov">          0 :                         return 450000;</span>
<span class="lineNum">    6744 </span>            :                 case CDCLK_FREQ_337_308:
<span class="lineNum">    6745 </span><span class="lineNoCov">          0 :                         return 337500;</span>
<span class="lineNum">    6746 </span>            :                 case CDCLK_FREQ_675_617:
<span class="lineNum">    6747 </span><span class="lineNoCov">          0 :                         return 675000;</span>
<span class="lineNum">    6748 </span>            :                 default:
<span class="lineNum">    6749 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;Unknown cd freq selection\n&quot;);</span>
<span class="lineNum">    6750 </span>            :                 }
<span class="lineNum">    6751 </span>            :         }
<span class="lineNum">    6752 </span>            : 
<span class="lineNum">    6753 </span>            :         /* error case, do as if DPLL0 isn't enabled */
<span class="lineNum">    6754 </span><span class="lineNoCov">          0 :         return 24000;</span>
<a name="6755"><span class="lineNum">    6755 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6756 </span>            : 
<span class="lineNum">    6757 </span><span class="lineNoCov">          0 : static int broxton_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6758 </span>            : {
<span class="lineNum">    6759 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    6760 </span><span class="lineNoCov">          0 :         uint32_t cdctl = I915_READ(CDCLK_CTL);</span>
<span class="lineNum">    6761 </span><span class="lineNoCov">          0 :         uint32_t pll_ratio = I915_READ(BXT_DE_PLL_CTL) &amp; BXT_DE_PLL_RATIO_MASK;</span>
<span class="lineNum">    6762 </span><span class="lineNoCov">          0 :         uint32_t pll_enab = I915_READ(BXT_DE_PLL_ENABLE);</span>
<span class="lineNum">    6763 </span>            :         int cdclk;
<span class="lineNum">    6764 </span>            : 
<span class="lineNum">    6765 </span><span class="lineNoCov">          0 :         if (!(pll_enab &amp; BXT_DE_PLL_PLL_ENABLE))</span>
<span class="lineNum">    6766 </span><span class="lineNoCov">          0 :                 return 19200;</span>
<span class="lineNum">    6767 </span>            : 
<span class="lineNum">    6768 </span><span class="lineNoCov">          0 :         cdclk = 19200 * pll_ratio / 2;</span>
<span class="lineNum">    6769 </span>            : 
<span class="lineNum">    6770 </span><span class="lineNoCov">          0 :         switch (cdctl &amp; BXT_CDCLK_CD2X_DIV_SEL_MASK) {</span>
<span class="lineNum">    6771 </span>            :         case BXT_CDCLK_CD2X_DIV_SEL_1:
<span class="lineNum">    6772 </span><span class="lineNoCov">          0 :                 return cdclk;  /* 576MHz or 624MHz */</span>
<span class="lineNum">    6773 </span>            :         case BXT_CDCLK_CD2X_DIV_SEL_1_5:
<span class="lineNum">    6774 </span><span class="lineNoCov">          0 :                 return cdclk * 2 / 3; /* 384MHz */</span>
<span class="lineNum">    6775 </span>            :         case BXT_CDCLK_CD2X_DIV_SEL_2:
<span class="lineNum">    6776 </span><span class="lineNoCov">          0 :                 return cdclk / 2; /* 288MHz */</span>
<span class="lineNum">    6777 </span>            :         case BXT_CDCLK_CD2X_DIV_SEL_4:
<span class="lineNum">    6778 </span><span class="lineNoCov">          0 :                 return cdclk / 4; /* 144MHz */</span>
<span class="lineNum">    6779 </span>            :         }
<span class="lineNum">    6780 </span>            : 
<span class="lineNum">    6781 </span>            :         /* error case, do as if DE PLL isn't enabled */
<span class="lineNum">    6782 </span>            :         return 19200;
<a name="6783"><span class="lineNum">    6783 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6784 </span>            : 
<span class="lineNum">    6785 </span><span class="lineNoCov">          0 : static int broadwell_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6786 </span>            : {
<span class="lineNum">    6787 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6788 </span><span class="lineNoCov">          0 :         uint32_t lcpll = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    6789 </span><span class="lineNoCov">          0 :         uint32_t freq = lcpll &amp; LCPLL_CLK_FREQ_MASK;</span>
<span class="lineNum">    6790 </span>            : 
<span class="lineNum">    6791 </span><span class="lineNoCov">          0 :         if (lcpll &amp; LCPLL_CD_SOURCE_FCLK)</span>
<span class="lineNum">    6792 </span><span class="lineNoCov">          0 :                 return 800000;</span>
<span class="lineNum">    6793 </span><span class="lineNoCov">          0 :         else if (I915_READ(FUSE_STRAP) &amp; HSW_CDCLK_LIMIT)</span>
<span class="lineNum">    6794 </span><span class="lineNoCov">          0 :                 return 450000;</span>
<span class="lineNum">    6795 </span><span class="lineNoCov">          0 :         else if (freq == LCPLL_CLK_FREQ_450)</span>
<span class="lineNum">    6796 </span><span class="lineNoCov">          0 :                 return 450000;</span>
<span class="lineNum">    6797 </span><span class="lineNoCov">          0 :         else if (freq == LCPLL_CLK_FREQ_54O_BDW)</span>
<span class="lineNum">    6798 </span><span class="lineNoCov">          0 :                 return 540000;</span>
<span class="lineNum">    6799 </span><span class="lineNoCov">          0 :         else if (freq == LCPLL_CLK_FREQ_337_5_BDW)</span>
<span class="lineNum">    6800 </span><span class="lineNoCov">          0 :                 return 337500;</span>
<span class="lineNum">    6801 </span>            :         else
<span class="lineNum">    6802 </span><span class="lineNoCov">          0 :                 return 675000;</span>
<a name="6803"><span class="lineNum">    6803 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6804 </span>            : 
<span class="lineNum">    6805 </span><span class="lineNoCov">          0 : static int haswell_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6806 </span>            : {
<span class="lineNum">    6807 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6808 </span><span class="lineNoCov">          0 :         uint32_t lcpll = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    6809 </span><span class="lineNoCov">          0 :         uint32_t freq = lcpll &amp; LCPLL_CLK_FREQ_MASK;</span>
<span class="lineNum">    6810 </span>            : 
<span class="lineNum">    6811 </span><span class="lineNoCov">          0 :         if (lcpll &amp; LCPLL_CD_SOURCE_FCLK)</span>
<span class="lineNum">    6812 </span><span class="lineNoCov">          0 :                 return 800000;</span>
<span class="lineNum">    6813 </span><span class="lineNoCov">          0 :         else if (I915_READ(FUSE_STRAP) &amp; HSW_CDCLK_LIMIT)</span>
<span class="lineNum">    6814 </span><span class="lineNoCov">          0 :                 return 450000;</span>
<span class="lineNum">    6815 </span><span class="lineNoCov">          0 :         else if (freq == LCPLL_CLK_FREQ_450)</span>
<span class="lineNum">    6816 </span><span class="lineNoCov">          0 :                 return 450000;</span>
<span class="lineNum">    6817 </span><span class="lineNoCov">          0 :         else if (IS_HSW_ULT(dev))</span>
<span class="lineNum">    6818 </span><span class="lineNoCov">          0 :                 return 337500;</span>
<span class="lineNum">    6819 </span>            :         else
<span class="lineNum">    6820 </span><span class="lineNoCov">          0 :                 return 540000;</span>
<a name="6821"><span class="lineNum">    6821 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6822 </span>            : 
<span class="lineNum">    6823 </span><span class="lineNoCov">          0 : static int valleyview_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6824 </span>            : {
<span class="lineNum">    6825 </span><span class="lineNoCov">          0 :         return vlv_get_cck_clock_hpll(to_i915(dev), &quot;cdclk&quot;,</span>
<span class="lineNum">    6826 </span>            :                                       CCK_DISPLAY_CLOCK_CONTROL);
<a name="6827"><span class="lineNum">    6827 </span>            : }</a>
<span class="lineNum">    6828 </span>            : 
<span class="lineNum">    6829 </span><span class="lineNoCov">          0 : static int ilk_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6830 </span>            : {
<span class="lineNum">    6831 </span><span class="lineNoCov">          0 :         return 450000;</span>
<a name="6832"><span class="lineNum">    6832 </span>            : }</a>
<span class="lineNum">    6833 </span>            : 
<span class="lineNum">    6834 </span><span class="lineNoCov">          0 : static int i945_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6835 </span>            : {
<span class="lineNum">    6836 </span><span class="lineNoCov">          0 :         return 400000;</span>
<a name="6837"><span class="lineNum">    6837 </span>            : }</a>
<span class="lineNum">    6838 </span>            : 
<span class="lineNum">    6839 </span><span class="lineNoCov">          0 : static int i915_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6840 </span>            : {
<span class="lineNum">    6841 </span><span class="lineNoCov">          0 :         return 333333;</span>
<a name="6842"><span class="lineNum">    6842 </span>            : }</a>
<span class="lineNum">    6843 </span>            : 
<span class="lineNum">    6844 </span><span class="lineNoCov">          0 : static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6845 </span>            : {
<span class="lineNum">    6846 </span><span class="lineNoCov">          0 :         return 200000;</span>
<a name="6847"><span class="lineNum">    6847 </span>            : }</a>
<span class="lineNum">    6848 </span>            : 
<span class="lineNum">    6849 </span><span class="lineNoCov">          0 : static int pnv_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6850 </span>            : {
<span class="lineNum">    6851 </span><span class="lineNoCov">          0 :         u16 gcfgc = 0;</span>
<span class="lineNum">    6852 </span>            : 
<span class="lineNum">    6853 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev-&gt;pdev, GCFGC, &amp;gcfgc);</span>
<span class="lineNum">    6854 </span>            : 
<span class="lineNum">    6855 </span><span class="lineNoCov">          0 :         switch (gcfgc &amp; GC_DISPLAY_CLOCK_MASK) {</span>
<span class="lineNum">    6856 </span>            :         case GC_DISPLAY_CLOCK_267_MHZ_PNV:
<span class="lineNum">    6857 </span><span class="lineNoCov">          0 :                 return 266667;</span>
<span class="lineNum">    6858 </span>            :         case GC_DISPLAY_CLOCK_333_MHZ_PNV:
<span class="lineNum">    6859 </span><span class="lineNoCov">          0 :                 return 333333;</span>
<span class="lineNum">    6860 </span>            :         case GC_DISPLAY_CLOCK_444_MHZ_PNV:
<span class="lineNum">    6861 </span><span class="lineNoCov">          0 :                 return 444444;</span>
<span class="lineNum">    6862 </span>            :         case GC_DISPLAY_CLOCK_200_MHZ_PNV:
<span class="lineNum">    6863 </span><span class="lineNoCov">          0 :                 return 200000;</span>
<span class="lineNum">    6864 </span>            :         default:
<span class="lineNum">    6865 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown pnv display core clock 0x%04x\n&quot;, gcfgc);</span>
<span class="lineNum">    6866 </span>            :         case GC_DISPLAY_CLOCK_133_MHZ_PNV:
<span class="lineNum">    6867 </span><span class="lineNoCov">          0 :                 return 133333;</span>
<span class="lineNum">    6868 </span>            :         case GC_DISPLAY_CLOCK_167_MHZ_PNV:
<span class="lineNum">    6869 </span><span class="lineNoCov">          0 :                 return 166667;</span>
<span class="lineNum">    6870 </span>            :         }
<a name="6871"><span class="lineNum">    6871 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6872 </span>            : 
<span class="lineNum">    6873 </span><span class="lineNoCov">          0 : static int i915gm_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6874 </span>            : {
<span class="lineNum">    6875 </span><span class="lineNoCov">          0 :         u16 gcfgc = 0;</span>
<span class="lineNum">    6876 </span>            : 
<span class="lineNum">    6877 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev-&gt;pdev, GCFGC, &amp;gcfgc);</span>
<span class="lineNum">    6878 </span>            : 
<span class="lineNum">    6879 </span><span class="lineNoCov">          0 :         if (gcfgc &amp; GC_LOW_FREQUENCY_ENABLE)</span>
<span class="lineNum">    6880 </span><span class="lineNoCov">          0 :                 return 133333;</span>
<span class="lineNum">    6881 </span>            :         else {
<span class="lineNum">    6882 </span><span class="lineNoCov">          0 :                 switch (gcfgc &amp; GC_DISPLAY_CLOCK_MASK) {</span>
<span class="lineNum">    6883 </span>            :                 case GC_DISPLAY_CLOCK_333_MHZ:
<span class="lineNum">    6884 </span><span class="lineNoCov">          0 :                         return 333333;</span>
<span class="lineNum">    6885 </span>            :                 default:
<span class="lineNum">    6886 </span>            :                 case GC_DISPLAY_CLOCK_190_200_MHZ:
<span class="lineNum">    6887 </span><span class="lineNoCov">          0 :                         return 190000;</span>
<span class="lineNum">    6888 </span>            :                 }
<span class="lineNum">    6889 </span>            :         }
<a name="6890"><span class="lineNum">    6890 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6891 </span>            : 
<span class="lineNum">    6892 </span><span class="lineNoCov">          0 : static int i865_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6893 </span>            : {
<span class="lineNum">    6894 </span><span class="lineNoCov">          0 :         return 266667;</span>
<a name="6895"><span class="lineNum">    6895 </span>            : }</a>
<span class="lineNum">    6896 </span>            : 
<span class="lineNum">    6897 </span><span class="lineNoCov">          0 : static int i85x_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6898 </span>            : {
<span class="lineNum">    6899 </span><span class="lineNoCov">          0 :         u16 hpllcc = 0;</span>
<span class="lineNum">    6900 </span>            : 
<span class="lineNum">    6901 </span>            :         /*
<span class="lineNum">    6902 </span>            :          * 852GM/852GMV only supports 133 MHz and the HPLLCC
<span class="lineNum">    6903 </span>            :          * encoding is different :(
<span class="lineNum">    6904 </span>            :          * FIXME is this the right way to detect 852GM/852GMV?
<span class="lineNum">    6905 </span>            :          */
<span class="lineNum">    6906 </span><span class="lineNoCov">          0 :         if (dev-&gt;pdev-&gt;revision == 0x1)</span>
<span class="lineNum">    6907 </span><span class="lineNoCov">          0 :                 return 133333;</span>
<span class="lineNum">    6908 </span>            : 
<span class="lineNum">    6909 </span><span class="lineNoCov">          0 :         pci_bus_read_config_word(dev-&gt;pdev-&gt;bus,</span>
<span class="lineNum">    6910 </span>            :                                  PCI_DEVFN(0, 3), HPLLCC, &amp;hpllcc);
<span class="lineNum">    6911 </span>            : 
<span class="lineNum">    6912 </span>            :         /* Assume that the hardware is in the high speed state.  This
<span class="lineNum">    6913 </span>            :          * should be the default.
<span class="lineNum">    6914 </span>            :          */
<span class="lineNum">    6915 </span><span class="lineNoCov">          0 :         switch (hpllcc &amp; GC_CLOCK_CONTROL_MASK) {</span>
<span class="lineNum">    6916 </span>            :         case GC_CLOCK_133_200:
<span class="lineNum">    6917 </span>            :         case GC_CLOCK_133_200_2:
<span class="lineNum">    6918 </span>            :         case GC_CLOCK_100_200:
<span class="lineNum">    6919 </span><span class="lineNoCov">          0 :                 return 200000;</span>
<span class="lineNum">    6920 </span>            :         case GC_CLOCK_166_250:
<span class="lineNum">    6921 </span><span class="lineNoCov">          0 :                 return 250000;</span>
<span class="lineNum">    6922 </span>            :         case GC_CLOCK_100_133:
<span class="lineNum">    6923 </span><span class="lineNoCov">          0 :                 return 133333;</span>
<span class="lineNum">    6924 </span>            :         case GC_CLOCK_133_266:
<span class="lineNum">    6925 </span>            :         case GC_CLOCK_133_266_2:
<span class="lineNum">    6926 </span>            :         case GC_CLOCK_166_266:
<span class="lineNum">    6927 </span><span class="lineNoCov">          0 :                 return 266667;</span>
<span class="lineNum">    6928 </span>            :         }
<span class="lineNum">    6929 </span>            : 
<span class="lineNum">    6930 </span>            :         /* Shouldn't happen */
<span class="lineNum">    6931 </span>            :         return 0;
<a name="6932"><span class="lineNum">    6932 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6933 </span>            : 
<span class="lineNum">    6934 </span><span class="lineNoCov">          0 : static int i830_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    6935 </span>            : {
<span class="lineNum">    6936 </span><span class="lineNoCov">          0 :         return 133333;</span>
<a name="6937"><span class="lineNum">    6937 </span>            : }</a>
<span class="lineNum">    6938 </span>            : 
<span class="lineNum">    6939 </span><span class="lineNoCov">          0 : static unsigned int intel_hpll_vco(struct drm_device *dev)</span>
<span class="lineNum">    6940 </span>            : {
<span class="lineNum">    6941 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6942 </span>            :         static const unsigned int blb_vco[8] = {
<span class="lineNum">    6943 </span>            :                 [0] = 3200000,
<span class="lineNum">    6944 </span>            :                 [1] = 4000000,
<span class="lineNum">    6945 </span>            :                 [2] = 5333333,
<span class="lineNum">    6946 </span>            :                 [3] = 4800000,
<span class="lineNum">    6947 </span>            :                 [4] = 6400000,
<span class="lineNum">    6948 </span>            :         };
<span class="lineNum">    6949 </span>            :         static const unsigned int pnv_vco[8] = {
<span class="lineNum">    6950 </span>            :                 [0] = 3200000,
<span class="lineNum">    6951 </span>            :                 [1] = 4000000,
<span class="lineNum">    6952 </span>            :                 [2] = 5333333,
<span class="lineNum">    6953 </span>            :                 [3] = 4800000,
<span class="lineNum">    6954 </span>            :                 [4] = 2666667,
<span class="lineNum">    6955 </span>            :         };
<span class="lineNum">    6956 </span>            :         static const unsigned int cl_vco[8] = {
<span class="lineNum">    6957 </span>            :                 [0] = 3200000,
<span class="lineNum">    6958 </span>            :                 [1] = 4000000,
<span class="lineNum">    6959 </span>            :                 [2] = 5333333,
<span class="lineNum">    6960 </span>            :                 [3] = 6400000,
<span class="lineNum">    6961 </span>            :                 [4] = 3333333,
<span class="lineNum">    6962 </span>            :                 [5] = 3566667,
<span class="lineNum">    6963 </span>            :                 [6] = 4266667,
<span class="lineNum">    6964 </span>            :         };
<span class="lineNum">    6965 </span>            :         static const unsigned int elk_vco[8] = {
<span class="lineNum">    6966 </span>            :                 [0] = 3200000,
<span class="lineNum">    6967 </span>            :                 [1] = 4000000,
<span class="lineNum">    6968 </span>            :                 [2] = 5333333,
<span class="lineNum">    6969 </span>            :                 [3] = 4800000,
<span class="lineNum">    6970 </span>            :         };
<span class="lineNum">    6971 </span>            :         static const unsigned int ctg_vco[8] = {
<span class="lineNum">    6972 </span>            :                 [0] = 3200000,
<span class="lineNum">    6973 </span>            :                 [1] = 4000000,
<span class="lineNum">    6974 </span>            :                 [2] = 5333333,
<span class="lineNum">    6975 </span>            :                 [3] = 6400000,
<span class="lineNum">    6976 </span>            :                 [4] = 2666667,
<span class="lineNum">    6977 </span>            :                 [5] = 4266667,
<span class="lineNum">    6978 </span>            :         };
<span class="lineNum">    6979 </span>            :         const unsigned int *vco_table;
<span class="lineNum">    6980 </span>            :         unsigned int vco;
<span class="lineNum">    6981 </span>            :         uint8_t tmp = 0;
<span class="lineNum">    6982 </span>            : 
<span class="lineNum">    6983 </span>            :         /* FIXME other chipsets? */
<span class="lineNum">    6984 </span><span class="lineNoCov">          0 :         if (IS_GM45(dev))</span>
<span class="lineNum">    6985 </span><span class="lineNoCov">          0 :                 vco_table = ctg_vco;</span>
<span class="lineNum">    6986 </span><span class="lineNoCov">          0 :         else if (IS_G4X(dev))</span>
<span class="lineNum">    6987 </span><span class="lineNoCov">          0 :                 vco_table = elk_vco;</span>
<span class="lineNum">    6988 </span><span class="lineNoCov">          0 :         else if (IS_CRESTLINE(dev))</span>
<span class="lineNum">    6989 </span><span class="lineNoCov">          0 :                 vco_table = cl_vco;</span>
<span class="lineNum">    6990 </span><span class="lineNoCov">          0 :         else if (IS_PINEVIEW(dev))</span>
<span class="lineNum">    6991 </span><span class="lineNoCov">          0 :                 vco_table = pnv_vco;</span>
<span class="lineNum">    6992 </span><span class="lineNoCov">          0 :         else if (IS_G33(dev))</span>
<span class="lineNum">    6993 </span>            :                 vco_table = blb_vco;
<span class="lineNum">    6994 </span>            :         else
<span class="lineNum">    6995 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6996 </span>            : 
<span class="lineNum">    6997 </span><span class="lineNoCov">          0 :         tmp = I915_READ(IS_MOBILE(dev) ? HPLLVCO_MOBILE : HPLLVCO);</span>
<span class="lineNum">    6998 </span>            : 
<span class="lineNum">    6999 </span><span class="lineNoCov">          0 :         vco = vco_table[tmp &amp; 0x7];</span>
<span class="lineNum">    7000 </span><span class="lineNoCov">          0 :         if (vco == 0)</span>
<span class="lineNum">    7001 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Bad HPLL VCO (HPLLVCO=0x%02x)\n&quot;, tmp);</span>
<span class="lineNum">    7002 </span>            :         else
<span class="lineNum">    7003 </span>            :                 DRM_DEBUG_KMS(&quot;HPLL VCO %u kHz\n&quot;, vco);
<span class="lineNum">    7004 </span>            : 
<span class="lineNum">    7005 </span><span class="lineNoCov">          0 :         return vco;</span>
<a name="7006"><span class="lineNum">    7006 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7007 </span>            : 
<span class="lineNum">    7008 </span><span class="lineNoCov">          0 : static int gm45_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    7009 </span>            : {
<span class="lineNum">    7010 </span><span class="lineNoCov">          0 :         unsigned int cdclk_sel, vco = intel_hpll_vco(dev);</span>
<span class="lineNum">    7011 </span><span class="lineNoCov">          0 :         uint16_t tmp = 0;</span>
<span class="lineNum">    7012 </span>            : 
<span class="lineNum">    7013 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev-&gt;pdev, GCFGC, &amp;tmp);</span>
<span class="lineNum">    7014 </span>            : 
<span class="lineNum">    7015 </span><span class="lineNoCov">          0 :         cdclk_sel = (tmp &gt;&gt; 12) &amp; 0x1;</span>
<span class="lineNum">    7016 </span>            : 
<span class="lineNum">    7017 </span><span class="lineNoCov">          0 :         switch (vco) {</span>
<span class="lineNum">    7018 </span>            :         case 2666667:
<span class="lineNum">    7019 </span>            :         case 4000000:
<span class="lineNum">    7020 </span>            :         case 5333333:
<span class="lineNum">    7021 </span><span class="lineNoCov">          0 :                 return cdclk_sel ? 333333 : 222222;</span>
<span class="lineNum">    7022 </span>            :         case 3200000:
<span class="lineNum">    7023 </span><span class="lineNoCov">          0 :                 return cdclk_sel ? 320000 : 228571;</span>
<span class="lineNum">    7024 </span>            :         default:
<span class="lineNum">    7025 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n&quot;, vco, tmp);</span>
<span class="lineNum">    7026 </span><span class="lineNoCov">          0 :                 return 222222;</span>
<span class="lineNum">    7027 </span>            :         }
<a name="7028"><span class="lineNum">    7028 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7029 </span>            : 
<span class="lineNum">    7030 </span><span class="lineNoCov">          0 : static int i965gm_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    7031 </span>            : {
<span class="lineNum">    7032 </span>            :         static const uint8_t div_3200[] = { 16, 10,  8 };
<span class="lineNum">    7033 </span>            :         static const uint8_t div_4000[] = { 20, 12, 10 };
<span class="lineNum">    7034 </span>            :         static const uint8_t div_5333[] = { 24, 16, 14 };
<span class="lineNum">    7035 </span>            :         const uint8_t *div_table;
<span class="lineNum">    7036 </span><span class="lineNoCov">          0 :         unsigned int cdclk_sel, vco = intel_hpll_vco(dev);</span>
<span class="lineNum">    7037 </span><span class="lineNoCov">          0 :         uint16_t tmp = 0;</span>
<span class="lineNum">    7038 </span>            : 
<span class="lineNum">    7039 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev-&gt;pdev, GCFGC, &amp;tmp);</span>
<span class="lineNum">    7040 </span>            : 
<span class="lineNum">    7041 </span><span class="lineNoCov">          0 :         cdclk_sel = ((tmp &gt;&gt; 8) &amp; 0x1f) - 1;</span>
<span class="lineNum">    7042 </span>            : 
<span class="lineNum">    7043 </span><span class="lineNoCov">          0 :         if (cdclk_sel &gt;= ARRAY_SIZE(div_3200))</span>
<span class="lineNum">    7044 </span>            :                 goto fail;
<span class="lineNum">    7045 </span>            : 
<span class="lineNum">    7046 </span><span class="lineNoCov">          0 :         switch (vco) {</span>
<span class="lineNum">    7047 </span>            :         case 3200000:
<span class="lineNum">    7048 </span>            :                 div_table = div_3200;
<span class="lineNum">    7049 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7050 </span>            :         case 4000000:
<span class="lineNum">    7051 </span>            :                 div_table = div_4000;
<span class="lineNum">    7052 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7053 </span>            :         case 5333333:
<span class="lineNum">    7054 </span>            :                 div_table = div_5333;
<span class="lineNum">    7055 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7056 </span>            :         default:
<span class="lineNum">    7057 </span>            :                 goto fail;
<span class="lineNum">    7058 </span>            :         }
<span class="lineNum">    7059 </span>            : 
<span class="lineNum">    7060 </span><span class="lineNoCov">          0 :         return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]);</span>
<span class="lineNum">    7061 </span>            : 
<span class="lineNum">    7062 </span>            : fail:
<span class="lineNum">    7063 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n&quot;, vco, tmp);</span>
<span class="lineNum">    7064 </span><span class="lineNoCov">          0 :         return 200000;</span>
<a name="7065"><span class="lineNum">    7065 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7066 </span>            : 
<span class="lineNum">    7067 </span><span class="lineNoCov">          0 : static int g33_get_display_clock_speed(struct drm_device *dev)</span>
<span class="lineNum">    7068 </span>            : {
<span class="lineNum">    7069 </span>            :         static const uint8_t div_3200[] = { 12, 10,  8,  7, 5, 16 };
<span class="lineNum">    7070 </span>            :         static const uint8_t div_4000[] = { 14, 12, 10,  8, 6, 20 };
<span class="lineNum">    7071 </span>            :         static const uint8_t div_4800[] = { 20, 14, 12, 10, 8, 24 };
<span class="lineNum">    7072 </span>            :         static const uint8_t div_5333[] = { 20, 16, 12, 12, 8, 28 };
<span class="lineNum">    7073 </span>            :         const uint8_t *div_table;
<span class="lineNum">    7074 </span><span class="lineNoCov">          0 :         unsigned int cdclk_sel, vco = intel_hpll_vco(dev);</span>
<span class="lineNum">    7075 </span><span class="lineNoCov">          0 :         uint16_t tmp = 0;</span>
<span class="lineNum">    7076 </span>            : 
<span class="lineNum">    7077 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev-&gt;pdev, GCFGC, &amp;tmp);</span>
<span class="lineNum">    7078 </span>            : 
<span class="lineNum">    7079 </span><span class="lineNoCov">          0 :         cdclk_sel = (tmp &gt;&gt; 4) &amp; 0x7;</span>
<span class="lineNum">    7080 </span>            : 
<span class="lineNum">    7081 </span><span class="lineNoCov">          0 :         if (cdclk_sel &gt;= ARRAY_SIZE(div_3200))</span>
<span class="lineNum">    7082 </span>            :                 goto fail;
<span class="lineNum">    7083 </span>            : 
<span class="lineNum">    7084 </span><span class="lineNoCov">          0 :         switch (vco) {</span>
<span class="lineNum">    7085 </span>            :         case 3200000:
<span class="lineNum">    7086 </span>            :                 div_table = div_3200;
<span class="lineNum">    7087 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7088 </span>            :         case 4000000:
<span class="lineNum">    7089 </span>            :                 div_table = div_4000;
<span class="lineNum">    7090 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7091 </span>            :         case 4800000:
<span class="lineNum">    7092 </span>            :                 div_table = div_4800;
<span class="lineNum">    7093 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7094 </span>            :         case 5333333:
<span class="lineNum">    7095 </span>            :                 div_table = div_5333;
<span class="lineNum">    7096 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7097 </span>            :         default:
<span class="lineNum">    7098 </span>            :                 goto fail;
<span class="lineNum">    7099 </span>            :         }
<span class="lineNum">    7100 </span>            : 
<span class="lineNum">    7101 </span><span class="lineNoCov">          0 :         return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]);</span>
<span class="lineNum">    7102 </span>            : 
<span class="lineNum">    7103 </span>            : fail:
<span class="lineNum">    7104 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n&quot;, vco, tmp);</span>
<span class="lineNum">    7105 </span><span class="lineNoCov">          0 :         return 190476;</span>
<span class="lineNum">    7106 </span><span class="lineNoCov">          0 : }</span>
<a name="7107"><span class="lineNum">    7107 </span>            : </a>
<span class="lineNum">    7108 </span>            : static void
<span class="lineNum">    7109 </span><span class="lineNoCov">          0 : intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den)</span>
<span class="lineNum">    7110 </span>            : {
<span class="lineNum">    7111 </span><span class="lineNoCov">          0 :         while (*num &gt; DATA_LINK_M_N_MASK ||</span>
<span class="lineNum">    7112 </span><span class="lineNoCov">          0 :                *den &gt; DATA_LINK_M_N_MASK) {</span>
<span class="lineNum">    7113 </span><span class="lineNoCov">          0 :                 *num &gt;&gt;= 1;</span>
<span class="lineNum">    7114 </span><span class="lineNoCov">          0 :                 *den &gt;&gt;= 1;</span>
<span class="lineNum">    7115 </span>            :         }
<a name="7116"><span class="lineNum">    7116 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7117 </span>            : 
<span class="lineNum">    7118 </span><span class="lineNoCov">          0 : static void compute_m_n(unsigned int m, unsigned int n,</span>
<span class="lineNum">    7119 </span>            :                         uint32_t *ret_m, uint32_t *ret_n)
<span class="lineNum">    7120 </span>            : {
<span class="lineNum">    7121 </span><span class="lineNoCov">          0 :         *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX);</span>
<span class="lineNum">    7122 </span><span class="lineNoCov">          0 :         *ret_m = div_u64((uint64_t) m * *ret_n, n);</span>
<span class="lineNum">    7123 </span><span class="lineNoCov">          0 :         intel_reduce_m_n_ratio(ret_m, ret_n);</span>
<span class="lineNum">    7124 </span><span class="lineNoCov">          0 : }</span>
<a name="7125"><span class="lineNum">    7125 </span>            : </a>
<span class="lineNum">    7126 </span>            : void
<span class="lineNum">    7127 </span><span class="lineNoCov">          0 : intel_link_compute_m_n(int bits_per_pixel, int nlanes,</span>
<span class="lineNum">    7128 </span>            :                        int pixel_clock, int link_clock,
<span class="lineNum">    7129 </span>            :                        struct intel_link_m_n *m_n)
<span class="lineNum">    7130 </span>            : {
<span class="lineNum">    7131 </span><span class="lineNoCov">          0 :         m_n-&gt;tu = 64;</span>
<span class="lineNum">    7132 </span>            : 
<span class="lineNum">    7133 </span><span class="lineNoCov">          0 :         compute_m_n(bits_per_pixel * pixel_clock,</span>
<span class="lineNum">    7134 </span><span class="lineNoCov">          0 :                     link_clock * nlanes * 8,</span>
<span class="lineNum">    7135 </span><span class="lineNoCov">          0 :                     &amp;m_n-&gt;gmch_m, &amp;m_n-&gt;gmch_n);</span>
<span class="lineNum">    7136 </span>            : 
<span class="lineNum">    7137 </span><span class="lineNoCov">          0 :         compute_m_n(pixel_clock, link_clock,</span>
<span class="lineNum">    7138 </span><span class="lineNoCov">          0 :                     &amp;m_n-&gt;link_m, &amp;m_n-&gt;link_n);</span>
<a name="7139"><span class="lineNum">    7139 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7140 </span>            : 
<span class="lineNum">    7141 </span><span class="lineNoCov">          0 : static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    7142 </span>            : {
<span class="lineNum">    7143 </span><span class="lineNoCov">          0 :         if (i915.panel_use_ssc &gt;= 0)</span>
<span class="lineNum">    7144 </span><span class="lineNoCov">          0 :                 return i915.panel_use_ssc != 0;</span>
<span class="lineNum">    7145 </span><span class="lineNoCov">          0 :         return dev_priv-&gt;vbt.lvds_use_ssc</span>
<span class="lineNum">    7146 </span><span class="lineNoCov">          0 :                 &amp;&amp; !(dev_priv-&gt;quirks &amp; QUIRK_LVDS_SSC_DISABLE);</span>
<a name="7147"><span class="lineNum">    7147 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7148 </span>            : 
<span class="lineNum">    7149 </span><span class="lineNoCov">          0 : static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state,</span>
<span class="lineNum">    7150 </span>            :                            int num_connectors)
<span class="lineNum">    7151 </span>            : {
<span class="lineNum">    7152 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">    7153 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7154 </span>            :         int refclk;
<span class="lineNum">    7155 </span>            : 
<span class="lineNum">    7156 </span><span class="lineNoCov">          0 :         WARN_ON(!crtc_state-&gt;base.state);</span>
<span class="lineNum">    7157 </span>            : 
<span class="lineNum">    7158 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev) || IS_BROXTON(dev)) {</span>
<span class="lineNum">    7159 </span>            :                 refclk = 100000;
<span class="lineNum">    7160 </span><span class="lineNoCov">          0 :         } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &amp;&amp;</span>
<span class="lineNum">    7161 </span><span class="lineNoCov">          0 :             intel_panel_use_ssc(dev_priv) &amp;&amp; num_connectors &lt; 2) {</span>
<span class="lineNum">    7162 </span><span class="lineNoCov">          0 :                 refclk = dev_priv-&gt;vbt.lvds_ssc_freq;</span>
<span class="lineNum">    7163 </span>            :                 DRM_DEBUG_KMS(&quot;using SSC reference clock of %d kHz\n&quot;, refclk);
<span class="lineNum">    7164 </span><span class="lineNoCov">          0 :         } else if (!IS_GEN2(dev)) {</span>
<span class="lineNum">    7165 </span>            :                 refclk = 96000;
<span class="lineNum">    7166 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7167 </span>            :                 refclk = 48000;
<span class="lineNum">    7168 </span>            :         }
<span class="lineNum">    7169 </span>            : 
<span class="lineNum">    7170 </span><span class="lineNoCov">          0 :         return refclk;</span>
<a name="7171"><span class="lineNum">    7171 </span>            : }</a>
<span class="lineNum">    7172 </span>            : 
<span class="lineNum">    7173 </span><span class="lineNoCov">          0 : static uint32_t pnv_dpll_compute_fp(struct dpll *dpll)</span>
<span class="lineNum">    7174 </span>            : {
<span class="lineNum">    7175 </span><span class="lineNoCov">          0 :         return (1 &lt;&lt; dpll-&gt;n) &lt;&lt; 16 | dpll-&gt;m2;</span>
<a name="7176"><span class="lineNum">    7176 </span>            : }</a>
<span class="lineNum">    7177 </span>            : 
<span class="lineNum">    7178 </span><span class="lineNoCov">          0 : static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll)</span>
<span class="lineNum">    7179 </span>            : {
<span class="lineNum">    7180 </span><span class="lineNoCov">          0 :         return dpll-&gt;n &lt;&lt; 16 | dpll-&gt;m1 &lt;&lt; 8 | dpll-&gt;m2;</span>
<a name="7181"><span class="lineNum">    7181 </span>            : }</a>
<span class="lineNum">    7182 </span>            : 
<span class="lineNum">    7183 </span><span class="lineNoCov">          0 : static void i9xx_update_pll_dividers(struct intel_crtc *crtc,</span>
<span class="lineNum">    7184 </span>            :                                      struct intel_crtc_state *crtc_state,
<span class="lineNum">    7185 </span>            :                                      intel_clock_t *reduced_clock)
<span class="lineNum">    7186 </span>            : {
<span class="lineNum">    7187 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7188 </span>            :         u32 fp, fp2 = 0;
<span class="lineNum">    7189 </span>            : 
<span class="lineNum">    7190 </span><span class="lineNoCov">          0 :         if (IS_PINEVIEW(dev)) {</span>
<span class="lineNum">    7191 </span><span class="lineNoCov">          0 :                 fp = pnv_dpll_compute_fp(&amp;crtc_state-&gt;dpll);</span>
<span class="lineNum">    7192 </span><span class="lineNoCov">          0 :                 if (reduced_clock)</span>
<span class="lineNum">    7193 </span><span class="lineNoCov">          0 :                         fp2 = pnv_dpll_compute_fp(reduced_clock);</span>
<span class="lineNum">    7194 </span>            :         } else {
<span class="lineNum">    7195 </span><span class="lineNoCov">          0 :                 fp = i9xx_dpll_compute_fp(&amp;crtc_state-&gt;dpll);</span>
<span class="lineNum">    7196 </span><span class="lineNoCov">          0 :                 if (reduced_clock)</span>
<span class="lineNum">    7197 </span><span class="lineNoCov">          0 :                         fp2 = i9xx_dpll_compute_fp(reduced_clock);</span>
<span class="lineNum">    7198 </span>            :         }
<span class="lineNum">    7199 </span>            : 
<span class="lineNum">    7200 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.fp0 = fp;</span>
<span class="lineNum">    7201 </span>            : 
<span class="lineNum">    7202 </span><span class="lineNoCov">          0 :         crtc-&gt;lowfreq_avail = false;</span>
<span class="lineNum">    7203 </span><span class="lineNoCov">          0 :         if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &amp;&amp;</span>
<span class="lineNum">    7204 </span><span class="lineNoCov">          0 :             reduced_clock) {</span>
<span class="lineNum">    7205 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll_hw_state.fp1 = fp2;</span>
<span class="lineNum">    7206 </span><span class="lineNoCov">          0 :                 crtc-&gt;lowfreq_avail = true;</span>
<span class="lineNum">    7207 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7208 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll_hw_state.fp1 = fp;</span>
<span class="lineNum">    7209 </span>            :         }
<a name="7210"><span class="lineNum">    7210 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7211 </span>            : 
<span class="lineNum">    7212 </span><span class="lineNoCov">          0 : static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe</span>
<span class="lineNum">    7213 </span>            :                 pipe)
<span class="lineNum">    7214 </span>            : {
<span class="lineNum">    7215 </span>            :         u32 reg_val;
<span class="lineNum">    7216 </span>            : 
<span class="lineNum">    7217 </span>            :         /*
<span class="lineNum">    7218 </span>            :          * PLLB opamp always calibrates to max value of 0x3f, force enable it
<span class="lineNum">    7219 </span>            :          * and set it to a reasonable value instead.
<span class="lineNum">    7220 </span>            :          */
<span class="lineNum">    7221 </span><span class="lineNoCov">          0 :         reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));</span>
<span class="lineNum">    7222 </span><span class="lineNoCov">          0 :         reg_val &amp;= 0xffffff00;</span>
<span class="lineNum">    7223 </span><span class="lineNoCov">          0 :         reg_val |= 0x00000030;</span>
<span class="lineNum">    7224 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);</span>
<span class="lineNum">    7225 </span>            : 
<span class="lineNum">    7226 </span><span class="lineNoCov">          0 :         reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);</span>
<span class="lineNum">    7227 </span>            :         reg_val &amp;= 0x8cffffff;
<span class="lineNum">    7228 </span>            :         reg_val = 0x8c000000;
<span class="lineNum">    7229 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);</span>
<span class="lineNum">    7230 </span>            : 
<span class="lineNum">    7231 </span><span class="lineNoCov">          0 :         reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));</span>
<span class="lineNum">    7232 </span><span class="lineNoCov">          0 :         reg_val &amp;= 0xffffff00;</span>
<span class="lineNum">    7233 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);</span>
<span class="lineNum">    7234 </span>            : 
<span class="lineNum">    7235 </span><span class="lineNoCov">          0 :         reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);</span>
<span class="lineNum">    7236 </span><span class="lineNoCov">          0 :         reg_val &amp;= 0x00ffffff;</span>
<span class="lineNum">    7237 </span><span class="lineNoCov">          0 :         reg_val |= 0xb0000000;</span>
<span class="lineNum">    7238 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);</span>
<a name="7239"><span class="lineNum">    7239 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7240 </span>            : 
<span class="lineNum">    7241 </span><span class="lineNoCov">          0 : static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc,</span>
<span class="lineNum">    7242 </span>            :                                          struct intel_link_m_n *m_n)
<span class="lineNum">    7243 </span>            : {
<span class="lineNum">    7244 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7245 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7246 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    7247 </span>            : 
<span class="lineNum">    7248 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n-&gt;tu) | m_n-&gt;gmch_m);</span>
<span class="lineNum">    7249 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n-&gt;gmch_n);</span>
<span class="lineNum">    7250 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n-&gt;link_m);</span>
<span class="lineNum">    7251 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n-&gt;link_n);</span>
<a name="7252"><span class="lineNum">    7252 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7253 </span>            : 
<span class="lineNum">    7254 </span><span class="lineNoCov">          0 : static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,</span>
<span class="lineNum">    7255 </span>            :                                          struct intel_link_m_n *m_n,
<span class="lineNum">    7256 </span>            :                                          struct intel_link_m_n *m2_n2)
<span class="lineNum">    7257 </span>            : {
<span class="lineNum">    7258 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7259 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7260 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    7261 </span><span class="lineNoCov">          0 :         enum transcoder transcoder = crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    7262 </span>            : 
<span class="lineNum">    7263 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">    7264 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n-&gt;tu) | m_n-&gt;gmch_m);</span>
<span class="lineNum">    7265 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_DATA_N1(transcoder), m_n-&gt;gmch_n);</span>
<span class="lineNum">    7266 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_LINK_M1(transcoder), m_n-&gt;link_m);</span>
<span class="lineNum">    7267 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_LINK_N1(transcoder), m_n-&gt;link_n);</span>
<span class="lineNum">    7268 </span>            :                 /* M2_N2 registers to be set only for gen &lt; 8 (M2_N2 available
<span class="lineNum">    7269 </span>            :                  * for gen &lt; 8) and if DRRS is supported (to make sure the
<span class="lineNum">    7270 </span>            :                  * registers are not unnecessarily accessed).
<span class="lineNum">    7271 </span>            :                  */
<span class="lineNum">    7272 </span><span class="lineNoCov">          0 :                 if (m2_n2 &amp;&amp; (IS_CHERRYVIEW(dev) || INTEL_INFO(dev)-&gt;gen &lt; 8) &amp;&amp;</span>
<span class="lineNum">    7273 </span><span class="lineNoCov">          0 :                         crtc-&gt;config-&gt;has_drrs) {</span>
<span class="lineNum">    7274 </span><span class="lineNoCov">          0 :                         I915_WRITE(PIPE_DATA_M2(transcoder),</span>
<span class="lineNum">    7275 </span>            :                                         TU_SIZE(m2_n2-&gt;tu) | m2_n2-&gt;gmch_m);
<span class="lineNum">    7276 </span><span class="lineNoCov">          0 :                         I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2-&gt;gmch_n);</span>
<span class="lineNum">    7277 </span><span class="lineNoCov">          0 :                         I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2-&gt;link_m);</span>
<span class="lineNum">    7278 </span><span class="lineNoCov">          0 :                         I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2-&gt;link_n);</span>
<span class="lineNum">    7279 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    7280 </span>            :         } else {
<span class="lineNum">    7281 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n-&gt;tu) | m_n-&gt;gmch_m);</span>
<span class="lineNum">    7282 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n-&gt;gmch_n);</span>
<span class="lineNum">    7283 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n-&gt;link_m);</span>
<span class="lineNum">    7284 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n-&gt;link_n);</span>
<span class="lineNum">    7285 </span>            :         }
<a name="7286"><span class="lineNum">    7286 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7287 </span>            : 
<span class="lineNum">    7288 </span><span class="lineNoCov">          0 : void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n)</span>
<span class="lineNum">    7289 </span>            : {
<span class="lineNum">    7290 </span>            :         struct intel_link_m_n *dp_m_n, *dp_m2_n2 = NULL;
<span class="lineNum">    7291 </span>            : 
<span class="lineNum">    7292 </span><span class="lineNoCov">          0 :         if (m_n == M1_N1) {</span>
<span class="lineNum">    7293 </span><span class="lineNoCov">          0 :                 dp_m_n = &amp;crtc-&gt;config-&gt;dp_m_n;</span>
<span class="lineNum">    7294 </span><span class="lineNoCov">          0 :                 dp_m2_n2 = &amp;crtc-&gt;config-&gt;dp_m2_n2;</span>
<span class="lineNum">    7295 </span><span class="lineNoCov">          0 :         } else if (m_n == M2_N2) {</span>
<span class="lineNum">    7296 </span>            : 
<span class="lineNum">    7297 </span>            :                 /*
<span class="lineNum">    7298 </span>            :                  * M2_N2 registers are not supported. Hence m2_n2 divider value
<span class="lineNum">    7299 </span>            :                  * needs to be programmed into M1_N1.
<span class="lineNum">    7300 </span>            :                  */
<span class="lineNum">    7301 </span><span class="lineNoCov">          0 :                 dp_m_n = &amp;crtc-&gt;config-&gt;dp_m2_n2;</span>
<span class="lineNum">    7302 </span>            :         } else {
<span class="lineNum">    7303 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unsupported divider value\n&quot;);</span>
<span class="lineNum">    7304 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7305 </span>            :         }
<span class="lineNum">    7306 </span>            : 
<span class="lineNum">    7307 </span><span class="lineNoCov">          0 :         if (crtc-&gt;config-&gt;has_pch_encoder)</span>
<span class="lineNum">    7308 </span><span class="lineNoCov">          0 :                 intel_pch_transcoder_set_m_n(crtc, &amp;crtc-&gt;config-&gt;dp_m_n);</span>
<span class="lineNum">    7309 </span>            :         else
<span class="lineNum">    7310 </span><span class="lineNoCov">          0 :                 intel_cpu_transcoder_set_m_n(crtc, dp_m_n, dp_m2_n2);</span>
<a name="7311"><span class="lineNum">    7311 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7312 </span>            : 
<span class="lineNum">    7313 </span><span class="lineNoCov">          0 : static void vlv_compute_dpll(struct intel_crtc *crtc,</span>
<span class="lineNum">    7314 </span>            :                              struct intel_crtc_state *pipe_config)
<span class="lineNum">    7315 </span>            : {
<span class="lineNum">    7316 </span>            :         u32 dpll, dpll_md;
<span class="lineNum">    7317 </span>            : 
<span class="lineNum">    7318 </span>            :         /*
<span class="lineNum">    7319 </span>            :          * Enable DPIO clock input. We should never disable the reference
<span class="lineNum">    7320 </span>            :          * clock for pipe B, since VGA hotplug / manual detection depends
<span class="lineNum">    7321 </span>            :          * on it.
<span class="lineNum">    7322 </span>            :          */
<span class="lineNum">    7323 </span>            :         dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REF_CLK_ENABLE_VLV |
<span class="lineNum">    7324 </span>            :                 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_REF_CLK_VLV;
<span class="lineNum">    7325 </span>            :         /* We should never disable this, set it here for state tracking */
<span class="lineNum">    7326 </span><span class="lineNoCov">          0 :         if (crtc-&gt;pipe == PIPE_B)</span>
<span class="lineNum">    7327 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;</span>
<span class="lineNum">    7328 </span><span class="lineNoCov">          0 :         dpll |= DPLL_VCO_ENABLE;</span>
<span class="lineNum">    7329 </span><span class="lineNoCov">          0 :         pipe_config-&gt;dpll_hw_state.dpll = dpll;</span>
<span class="lineNum">    7330 </span>            : 
<span class="lineNum">    7331 </span><span class="lineNoCov">          0 :         dpll_md = (pipe_config-&gt;pixel_multiplier - 1)</span>
<span class="lineNum">    7332 </span><span class="lineNoCov">          0 :                 &lt;&lt; DPLL_MD_UDI_MULTIPLIER_SHIFT;</span>
<span class="lineNum">    7333 </span><span class="lineNoCov">          0 :         pipe_config-&gt;dpll_hw_state.dpll_md = dpll_md;</span>
<a name="7334"><span class="lineNum">    7334 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7335 </span>            : 
<span class="lineNum">    7336 </span><span class="lineNoCov">          0 : static void vlv_prepare_pll(struct intel_crtc *crtc,</span>
<span class="lineNum">    7337 </span>            :                             const struct intel_crtc_state *pipe_config)
<span class="lineNum">    7338 </span>            : {
<span class="lineNum">    7339 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7340 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7341 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    7342 </span>            :         u32 mdiv;
<span class="lineNum">    7343 </span>            :         u32 bestn, bestm1, bestm2, bestp1, bestp2;
<span class="lineNum">    7344 </span>            :         u32 coreclk, reg_val;
<span class="lineNum">    7345 </span>            : 
<span class="lineNum">    7346 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    7347 </span>            : 
<span class="lineNum">    7348 </span><span class="lineNoCov">          0 :         bestn = pipe_config-&gt;dpll.n;</span>
<span class="lineNum">    7349 </span><span class="lineNoCov">          0 :         bestm1 = pipe_config-&gt;dpll.m1;</span>
<span class="lineNum">    7350 </span><span class="lineNoCov">          0 :         bestm2 = pipe_config-&gt;dpll.m2;</span>
<span class="lineNum">    7351 </span><span class="lineNoCov">          0 :         bestp1 = pipe_config-&gt;dpll.p1;</span>
<span class="lineNum">    7352 </span><span class="lineNoCov">          0 :         bestp2 = pipe_config-&gt;dpll.p2;</span>
<span class="lineNum">    7353 </span>            : 
<span class="lineNum">    7354 </span>            :         /* See eDP HDMI DPIO driver vbios notes doc */
<span class="lineNum">    7355 </span>            : 
<span class="lineNum">    7356 </span>            :         /* PLL B needs special handling */
<span class="lineNum">    7357 </span><span class="lineNoCov">          0 :         if (pipe == PIPE_B)</span>
<span class="lineNum">    7358 </span><span class="lineNoCov">          0 :                 vlv_pllb_recal_opamp(dev_priv, pipe);</span>
<span class="lineNum">    7359 </span>            : 
<span class="lineNum">    7360 </span>            :         /* Set up Tx target for periodic Rcomp update */
<span class="lineNum">    7361 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f);</span>
<span class="lineNum">    7362 </span>            : 
<span class="lineNum">    7363 </span>            :         /* Disable target IRef on PLL */
<span class="lineNum">    7364 </span><span class="lineNoCov">          0 :         reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe));</span>
<span class="lineNum">    7365 </span><span class="lineNoCov">          0 :         reg_val &amp;= 0x00ffffff;</span>
<span class="lineNum">    7366 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val);</span>
<span class="lineNum">    7367 </span>            : 
<span class="lineNum">    7368 </span>            :         /* Disable fast lock */
<span class="lineNum">    7369 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610);</span>
<span class="lineNum">    7370 </span>            : 
<span class="lineNum">    7371 </span>            :         /* Set idtafcrecal before PLL is enabled */
<span class="lineNum">    7372 </span><span class="lineNoCov">          0 :         mdiv = ((bestm1 &lt;&lt; DPIO_M1DIV_SHIFT) | (bestm2 &amp; DPIO_M2DIV_MASK));</span>
<span class="lineNum">    7373 </span><span class="lineNoCov">          0 :         mdiv |= ((bestp1 &lt;&lt; DPIO_P1_SHIFT) | (bestp2 &lt;&lt; DPIO_P2_SHIFT));</span>
<span class="lineNum">    7374 </span><span class="lineNoCov">          0 :         mdiv |= ((bestn &lt;&lt; DPIO_N_SHIFT));</span>
<span class="lineNum">    7375 </span><span class="lineNoCov">          0 :         mdiv |= (1 &lt;&lt; DPIO_K_SHIFT);</span>
<span class="lineNum">    7376 </span>            : 
<span class="lineNum">    7377 </span>            :         /*
<span class="lineNum">    7378 </span>            :          * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
<span class="lineNum">    7379 </span>            :          * but we don't support that).
<span class="lineNum">    7380 </span>            :          * Note: don't use the DAC post divider as it seems unstable.
<span class="lineNum">    7381 </span>            :          */
<span class="lineNum">    7382 </span><span class="lineNoCov">          0 :         mdiv |= (DPIO_POST_DIV_HDMIDP &lt;&lt; DPIO_POST_DIV_SHIFT);</span>
<span class="lineNum">    7383 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);</span>
<span class="lineNum">    7384 </span>            : 
<span class="lineNum">    7385 </span><span class="lineNoCov">          0 :         mdiv |= DPIO_ENABLE_CALIBRATION;</span>
<span class="lineNum">    7386 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);</span>
<span class="lineNum">    7387 </span>            : 
<span class="lineNum">    7388 </span>            :         /* Set HBR and RBR LPF coefficients */
<span class="lineNum">    7389 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;port_clock == 162000 ||</span>
<span class="lineNum">    7390 </span><span class="lineNoCov">          0 :             intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG) ||</span>
<span class="lineNum">    7391 </span><span class="lineNoCov">          0 :             intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))</span>
<span class="lineNum">    7392 </span><span class="lineNoCov">          0 :                 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),</span>
<span class="lineNum">    7393 </span>            :                                  0x009f0003);
<span class="lineNum">    7394 </span>            :         else
<span class="lineNum">    7395 </span><span class="lineNoCov">          0 :                 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),</span>
<span class="lineNum">    7396 </span>            :                                  0x00d0000f);
<span class="lineNum">    7397 </span>            : 
<span class="lineNum">    7398 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;has_dp_encoder) {</span>
<span class="lineNum">    7399 </span>            :                 /* Use SSC source */
<span class="lineNum">    7400 </span><span class="lineNoCov">          0 :                 if (pipe == PIPE_A)</span>
<span class="lineNum">    7401 </span><span class="lineNoCov">          0 :                         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),</span>
<span class="lineNum">    7402 </span>            :                                          0x0df40000);
<span class="lineNum">    7403 </span>            :                 else
<span class="lineNum">    7404 </span><span class="lineNoCov">          0 :                         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),</span>
<span class="lineNum">    7405 </span>            :                                          0x0df70000);
<span class="lineNum">    7406 </span>            :         } else { /* HDMI or VGA */
<span class="lineNum">    7407 </span>            :                 /* Use bend source */
<span class="lineNum">    7408 </span><span class="lineNoCov">          0 :                 if (pipe == PIPE_A)</span>
<span class="lineNum">    7409 </span><span class="lineNoCov">          0 :                         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),</span>
<span class="lineNum">    7410 </span>            :                                          0x0df70000);
<span class="lineNum">    7411 </span>            :                 else
<span class="lineNum">    7412 </span><span class="lineNoCov">          0 :                         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),</span>
<span class="lineNum">    7413 </span>            :                                          0x0df40000);
<span class="lineNum">    7414 </span>            :         }
<span class="lineNum">    7415 </span>            : 
<span class="lineNum">    7416 </span><span class="lineNoCov">          0 :         coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe));</span>
<span class="lineNum">    7417 </span><span class="lineNoCov">          0 :         coreclk = (coreclk &amp; 0x0000ff00) | 0x01c00000;</span>
<span class="lineNum">    7418 </span><span class="lineNoCov">          0 :         if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||</span>
<span class="lineNum">    7419 </span><span class="lineNoCov">          0 :             intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))</span>
<span class="lineNum">    7420 </span><span class="lineNoCov">          0 :                 coreclk |= 0x01000000;</span>
<span class="lineNum">    7421 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk);</span>
<span class="lineNum">    7422 </span>            : 
<span class="lineNum">    7423 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000);</span>
<span class="lineNum">    7424 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<a name="7425"><span class="lineNum">    7425 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7426 </span>            : 
<span class="lineNum">    7427 </span><span class="lineNoCov">          0 : static void chv_compute_dpll(struct intel_crtc *crtc,</span>
<span class="lineNum">    7428 </span>            :                              struct intel_crtc_state *pipe_config)
<span class="lineNum">    7429 </span>            : {
<span class="lineNum">    7430 </span><span class="lineNoCov">          0 :         pipe_config-&gt;dpll_hw_state.dpll = DPLL_SSC_REF_CLK_CHV |</span>
<span class="lineNum">    7431 </span>            :                 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS |
<span class="lineNum">    7432 </span>            :                 DPLL_VCO_ENABLE;
<span class="lineNum">    7433 </span><span class="lineNoCov">          0 :         if (crtc-&gt;pipe != PIPE_A)</span>
<span class="lineNum">    7434 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;</span>
<span class="lineNum">    7435 </span>            : 
<span class="lineNum">    7436 </span><span class="lineNoCov">          0 :         pipe_config-&gt;dpll_hw_state.dpll_md =</span>
<span class="lineNum">    7437 </span><span class="lineNoCov">          0 :                 (pipe_config-&gt;pixel_multiplier - 1) &lt;&lt; DPLL_MD_UDI_MULTIPLIER_SHIFT;</span>
<a name="7438"><span class="lineNum">    7438 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7439 </span>            : 
<span class="lineNum">    7440 </span><span class="lineNoCov">          0 : static void chv_prepare_pll(struct intel_crtc *crtc,</span>
<span class="lineNum">    7441 </span>            :                             const struct intel_crtc_state *pipe_config)
<span class="lineNum">    7442 </span>            : {
<span class="lineNum">    7443 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7444 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7445 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    7446 </span><span class="lineNoCov">          0 :         int dpll_reg = DPLL(crtc-&gt;pipe);</span>
<span class="lineNum">    7447 </span><span class="lineNoCov">          0 :         enum dpio_channel port = vlv_pipe_to_channel(pipe);</span>
<span class="lineNum">    7448 </span>            :         u32 loopfilter, tribuf_calcntr;
<span class="lineNum">    7449 </span>            :         u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac;
<span class="lineNum">    7450 </span>            :         u32 dpio_val;
<span class="lineNum">    7451 </span>            :         int vco;
<span class="lineNum">    7452 </span>            : 
<span class="lineNum">    7453 </span><span class="lineNoCov">          0 :         bestn = pipe_config-&gt;dpll.n;</span>
<span class="lineNum">    7454 </span><span class="lineNoCov">          0 :         bestm2_frac = pipe_config-&gt;dpll.m2 &amp; 0x3fffff;</span>
<span class="lineNum">    7455 </span><span class="lineNoCov">          0 :         bestm1 = pipe_config-&gt;dpll.m1;</span>
<span class="lineNum">    7456 </span><span class="lineNoCov">          0 :         bestm2 = pipe_config-&gt;dpll.m2 &gt;&gt; 22;</span>
<span class="lineNum">    7457 </span><span class="lineNoCov">          0 :         bestp1 = pipe_config-&gt;dpll.p1;</span>
<span class="lineNum">    7458 </span><span class="lineNoCov">          0 :         bestp2 = pipe_config-&gt;dpll.p2;</span>
<span class="lineNum">    7459 </span><span class="lineNoCov">          0 :         vco = pipe_config-&gt;dpll.vco;</span>
<span class="lineNum">    7460 </span>            :         dpio_val = 0;
<span class="lineNum">    7461 </span>            :         loopfilter = 0;
<span class="lineNum">    7462 </span>            : 
<span class="lineNum">    7463 </span>            :         /*
<span class="lineNum">    7464 </span>            :          * Enable Refclk and SSC
<span class="lineNum">    7465 </span>            :          */
<span class="lineNum">    7466 </span><span class="lineNoCov">          0 :         I915_WRITE(dpll_reg,</span>
<span class="lineNum">    7467 </span>            :                    pipe_config-&gt;dpll_hw_state.dpll &amp; ~DPLL_VCO_ENABLE);
<span class="lineNum">    7468 </span>            : 
<span class="lineNum">    7469 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    7470 </span>            : 
<span class="lineNum">    7471 </span>            :         /* p1 and p2 divider */
<span class="lineNum">    7472 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port),</span>
<span class="lineNum">    7473 </span><span class="lineNoCov">          0 :                         5 &lt;&lt; DPIO_CHV_S1_DIV_SHIFT |</span>
<span class="lineNum">    7474 </span><span class="lineNoCov">          0 :                         bestp1 &lt;&lt; DPIO_CHV_P1_DIV_SHIFT |</span>
<span class="lineNum">    7475 </span><span class="lineNoCov">          0 :                         bestp2 &lt;&lt; DPIO_CHV_P2_DIV_SHIFT |</span>
<span class="lineNum">    7476 </span>            :                         1 &lt;&lt; DPIO_CHV_K_DIV_SHIFT);
<span class="lineNum">    7477 </span>            : 
<span class="lineNum">    7478 </span>            :         /* Feedback post-divider - m2 */
<span class="lineNum">    7479 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2);</span>
<span class="lineNum">    7480 </span>            : 
<span class="lineNum">    7481 </span>            :         /* Feedback refclk divider - n and m1 */
<span class="lineNum">    7482 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port),</span>
<span class="lineNum">    7483 </span>            :                         DPIO_CHV_M1_DIV_BY_2 |
<span class="lineNum">    7484 </span>            :                         1 &lt;&lt; DPIO_CHV_N_DIV_SHIFT);
<span class="lineNum">    7485 </span>            : 
<span class="lineNum">    7486 </span>            :         /* M2 fraction division */
<span class="lineNum">    7487 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac);</span>
<span class="lineNum">    7488 </span>            : 
<span class="lineNum">    7489 </span>            :         /* M2 fraction division enable */
<span class="lineNum">    7490 </span><span class="lineNoCov">          0 :         dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port));</span>
<span class="lineNum">    7491 </span><span class="lineNoCov">          0 :         dpio_val &amp;= ~(DPIO_CHV_FEEDFWD_GAIN_MASK | DPIO_CHV_FRAC_DIV_EN);</span>
<span class="lineNum">    7492 </span><span class="lineNoCov">          0 :         dpio_val |= (2 &lt;&lt; DPIO_CHV_FEEDFWD_GAIN_SHIFT);</span>
<span class="lineNum">    7493 </span><span class="lineNoCov">          0 :         if (bestm2_frac)</span>
<span class="lineNum">    7494 </span><span class="lineNoCov">          0 :                 dpio_val |= DPIO_CHV_FRAC_DIV_EN;</span>
<span class="lineNum">    7495 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port), dpio_val);</span>
<span class="lineNum">    7496 </span>            : 
<span class="lineNum">    7497 </span>            :         /* Program digital lock detect threshold */
<span class="lineNum">    7498 </span><span class="lineNoCov">          0 :         dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW9(port));</span>
<span class="lineNum">    7499 </span><span class="lineNoCov">          0 :         dpio_val &amp;= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK |</span>
<span class="lineNum">    7500 </span>            :                                         DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE);
<span class="lineNum">    7501 </span><span class="lineNoCov">          0 :         dpio_val |= (0x5 &lt;&lt; DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT);</span>
<span class="lineNum">    7502 </span><span class="lineNoCov">          0 :         if (!bestm2_frac)</span>
<span class="lineNum">    7503 </span><span class="lineNoCov">          0 :                 dpio_val |= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE;</span>
<span class="lineNum">    7504 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW9(port), dpio_val);</span>
<span class="lineNum">    7505 </span>            : 
<span class="lineNum">    7506 </span>            :         /* Loop filter */
<span class="lineNum">    7507 </span><span class="lineNoCov">          0 :         if (vco == 5400000) {</span>
<span class="lineNum">    7508 </span>            :                 loopfilter |= (0x3 &lt;&lt; DPIO_CHV_PROP_COEFF_SHIFT);
<span class="lineNum">    7509 </span>            :                 loopfilter |= (0x8 &lt;&lt; DPIO_CHV_INT_COEFF_SHIFT);
<span class="lineNum">    7510 </span>            :                 loopfilter |= (0x1 &lt;&lt; DPIO_CHV_GAIN_CTRL_SHIFT);
<span class="lineNum">    7511 </span>            :                 tribuf_calcntr = 0x9;
<span class="lineNum">    7512 </span><span class="lineNoCov">          0 :         } else if (vco &lt;= 6200000) {</span>
<span class="lineNum">    7513 </span>            :                 loopfilter |= (0x5 &lt;&lt; DPIO_CHV_PROP_COEFF_SHIFT);
<span class="lineNum">    7514 </span>            :                 loopfilter |= (0xB &lt;&lt; DPIO_CHV_INT_COEFF_SHIFT);
<span class="lineNum">    7515 </span>            :                 loopfilter |= (0x3 &lt;&lt; DPIO_CHV_GAIN_CTRL_SHIFT);
<span class="lineNum">    7516 </span>            :                 tribuf_calcntr = 0x9;
<span class="lineNum">    7517 </span><span class="lineNoCov">          0 :         } else if (vco &lt;= 6480000) {</span>
<span class="lineNum">    7518 </span>            :                 loopfilter |= (0x4 &lt;&lt; DPIO_CHV_PROP_COEFF_SHIFT);
<span class="lineNum">    7519 </span>            :                 loopfilter |= (0x9 &lt;&lt; DPIO_CHV_INT_COEFF_SHIFT);
<span class="lineNum">    7520 </span>            :                 loopfilter |= (0x3 &lt;&lt; DPIO_CHV_GAIN_CTRL_SHIFT);
<span class="lineNum">    7521 </span>            :                 tribuf_calcntr = 0x8;
<span class="lineNum">    7522 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7523 </span>            :                 /* Not supported. Apply the same limits as in the max case */
<span class="lineNum">    7524 </span>            :                 loopfilter |= (0x4 &lt;&lt; DPIO_CHV_PROP_COEFF_SHIFT);
<span class="lineNum">    7525 </span>            :                 loopfilter |= (0x9 &lt;&lt; DPIO_CHV_INT_COEFF_SHIFT);
<span class="lineNum">    7526 </span>            :                 loopfilter |= (0x3 &lt;&lt; DPIO_CHV_GAIN_CTRL_SHIFT);
<span class="lineNum">    7527 </span>            :                 tribuf_calcntr = 0;
<span class="lineNum">    7528 </span>            :         }
<span class="lineNum">    7529 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter);</span>
<span class="lineNum">    7530 </span>            : 
<span class="lineNum">    7531 </span><span class="lineNoCov">          0 :         dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(port));</span>
<span class="lineNum">    7532 </span><span class="lineNoCov">          0 :         dpio_val &amp;= ~DPIO_CHV_TDC_TARGET_CNT_MASK;</span>
<span class="lineNum">    7533 </span><span class="lineNoCov">          0 :         dpio_val |= (tribuf_calcntr &lt;&lt; DPIO_CHV_TDC_TARGET_CNT_SHIFT);</span>
<span class="lineNum">    7534 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW8(port), dpio_val);</span>
<span class="lineNum">    7535 </span>            : 
<span class="lineNum">    7536 </span>            :         /* AFC Recal */
<span class="lineNum">    7537 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port),</span>
<span class="lineNum">    7538 </span><span class="lineNoCov">          0 :                         vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) |</span>
<span class="lineNum">    7539 </span>            :                         DPIO_AFC_RECAL);
<span class="lineNum">    7540 </span>            : 
<span class="lineNum">    7541 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    7542 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7543 </span>            : 
<span class="lineNum">    7544 </span>            : /**
<span class="lineNum">    7545 </span>            :  * vlv_force_pll_on - forcibly enable just the PLL
<span class="lineNum">    7546 </span>            :  * @dev_priv: i915 private structure
<span class="lineNum">    7547 </span>            :  * @pipe: pipe PLL to enable
<span class="lineNum">    7548 </span>            :  * @dpll: PLL configuration
<span class="lineNum">    7549 </span>            :  *
<span class="lineNum">    7550 </span>            :  * Enable the PLL for @pipe using the supplied @dpll config. To be used
<span class="lineNum">    7551 </span>            :  * in cases where we need the PLL enabled even when @pipe is not going to
<a name="7552"><span class="lineNum">    7552 </span>            :  * be enabled.</a>
<span class="lineNum">    7553 </span>            :  */
<span class="lineNum">    7554 </span><span class="lineNoCov">          0 : void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe,</span>
<span class="lineNum">    7555 </span>            :                       const struct dpll *dpll)
<span class="lineNum">    7556 </span>            : {
<span class="lineNum">    7557 </span>            :         struct intel_crtc *crtc =
<span class="lineNum">    7558 </span><span class="lineNoCov">          0 :                 to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe));</span>
<span class="lineNum">    7559 </span><span class="lineNoCov">          0 :         struct intel_crtc_state pipe_config = {</span>
<span class="lineNum">    7560 </span><span class="lineNoCov">          0 :                 .base.crtc = &amp;crtc-&gt;base,</span>
<span class="lineNum">    7561 </span>            :                 .pixel_multiplier = 1,
<span class="lineNum">    7562 </span><span class="lineNoCov">          0 :                 .dpll = *dpll,</span>
<span class="lineNum">    7563 </span>            :         };
<span class="lineNum">    7564 </span>            : 
<span class="lineNum">    7565 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    7566 </span><span class="lineNoCov">          0 :                 chv_compute_dpll(crtc, &amp;pipe_config);</span>
<span class="lineNum">    7567 </span><span class="lineNoCov">          0 :                 chv_prepare_pll(crtc, &amp;pipe_config);</span>
<span class="lineNum">    7568 </span><span class="lineNoCov">          0 :                 chv_enable_pll(crtc, &amp;pipe_config);</span>
<span class="lineNum">    7569 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7570 </span><span class="lineNoCov">          0 :                 vlv_compute_dpll(crtc, &amp;pipe_config);</span>
<span class="lineNum">    7571 </span><span class="lineNoCov">          0 :                 vlv_prepare_pll(crtc, &amp;pipe_config);</span>
<span class="lineNum">    7572 </span><span class="lineNoCov">          0 :                 vlv_enable_pll(crtc, &amp;pipe_config);</span>
<span class="lineNum">    7573 </span>            :         }
<span class="lineNum">    7574 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7575 </span>            : 
<span class="lineNum">    7576 </span>            : /**
<span class="lineNum">    7577 </span>            :  * vlv_force_pll_off - forcibly disable just the PLL
<span class="lineNum">    7578 </span>            :  * @dev_priv: i915 private structure
<span class="lineNum">    7579 </span>            :  * @pipe: pipe PLL to disable
<span class="lineNum">    7580 </span>            :  *
<span class="lineNum">    7581 </span>            :  * Disable the PLL for @pipe. To be used in cases where we need
<a name="7582"><span class="lineNum">    7582 </span>            :  * the PLL enabled even when @pipe is not going to be enabled.</a>
<span class="lineNum">    7583 </span>            :  */
<span class="lineNum">    7584 </span><span class="lineNoCov">          0 : void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe)</span>
<span class="lineNum">    7585 </span>            : {
<span class="lineNum">    7586 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    7587 </span><span class="lineNoCov">          0 :                 chv_disable_pll(to_i915(dev), pipe);</span>
<span class="lineNum">    7588 </span>            :         else
<span class="lineNum">    7589 </span><span class="lineNoCov">          0 :                 vlv_disable_pll(to_i915(dev), pipe);</span>
<a name="7590"><span class="lineNum">    7590 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7591 </span>            : 
<span class="lineNum">    7592 </span><span class="lineNoCov">          0 : static void i9xx_compute_dpll(struct intel_crtc *crtc,</span>
<span class="lineNum">    7593 </span>            :                               struct intel_crtc_state *crtc_state,
<span class="lineNum">    7594 </span>            :                               intel_clock_t *reduced_clock,
<span class="lineNum">    7595 </span>            :                               int num_connectors)
<span class="lineNum">    7596 </span>            : {
<span class="lineNum">    7597 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7598 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7599 </span>            :         u32 dpll;
<span class="lineNum">    7600 </span>            :         bool is_sdvo;
<span class="lineNum">    7601 </span><span class="lineNoCov">          0 :         struct dpll *clock = &amp;crtc_state-&gt;dpll;</span>
<span class="lineNum">    7602 </span>            : 
<span class="lineNum">    7603 </span><span class="lineNoCov">          0 :         i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock);</span>
<span class="lineNum">    7604 </span>            : 
<span class="lineNum">    7605 </span><span class="lineNoCov">          0 :         is_sdvo = intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO) ||</span>
<span class="lineNum">    7606 </span><span class="lineNoCov">          0 :                 intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI);</span>
<span class="lineNum">    7607 </span>            : 
<span class="lineNum">    7608 </span>            :         dpll = DPLL_VGA_MODE_DIS;
<span class="lineNum">    7609 </span>            : 
<span class="lineNum">    7610 </span><span class="lineNoCov">          0 :         if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))</span>
<span class="lineNum">    7611 </span><span class="lineNoCov">          0 :                 dpll |= DPLLB_MODE_LVDS;</span>
<span class="lineNum">    7612 </span>            :         else
<span class="lineNum">    7613 </span>            :                 dpll |= DPLLB_MODE_DAC_SERIAL;
<span class="lineNum">    7614 </span>            : 
<span class="lineNum">    7615 </span><span class="lineNoCov">          0 :         if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {</span>
<span class="lineNum">    7616 </span><span class="lineNoCov">          0 :                 dpll |= (crtc_state-&gt;pixel_multiplier - 1)</span>
<span class="lineNum">    7617 </span><span class="lineNoCov">          0 :                         &lt;&lt; SDVO_MULTIPLIER_SHIFT_HIRES;</span>
<span class="lineNum">    7618 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7619 </span>            : 
<span class="lineNum">    7620 </span><span class="lineNoCov">          0 :         if (is_sdvo)</span>
<span class="lineNum">    7621 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_SDVO_HIGH_SPEED;</span>
<span class="lineNum">    7622 </span>            : 
<span class="lineNum">    7623 </span><span class="lineNoCov">          0 :         if (crtc_state-&gt;has_dp_encoder)</span>
<span class="lineNum">    7624 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_SDVO_HIGH_SPEED;</span>
<span class="lineNum">    7625 </span>            : 
<span class="lineNum">    7626 </span>            :         /* compute bitmask from p1 value */
<span class="lineNum">    7627 </span><span class="lineNoCov">          0 :         if (IS_PINEVIEW(dev))</span>
<span class="lineNum">    7628 </span><span class="lineNoCov">          0 :                 dpll |= (1 &lt;&lt; (clock-&gt;p1 - 1)) &lt;&lt; DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;</span>
<span class="lineNum">    7629 </span>            :         else {
<span class="lineNum">    7630 </span><span class="lineNoCov">          0 :                 dpll |= (1 &lt;&lt; (clock-&gt;p1 - 1)) &lt;&lt; DPLL_FPA01_P1_POST_DIV_SHIFT;</span>
<span class="lineNum">    7631 </span><span class="lineNoCov">          0 :                 if (IS_G4X(dev) &amp;&amp; reduced_clock)</span>
<span class="lineNum">    7632 </span><span class="lineNoCov">          0 :                         dpll |= (1 &lt;&lt; (reduced_clock-&gt;p1 - 1)) &lt;&lt; DPLL_FPA1_P1_POST_DIV_SHIFT;</span>
<span class="lineNum">    7633 </span>            :         }
<span class="lineNum">    7634 </span><span class="lineNoCov">          0 :         switch (clock-&gt;p2) {</span>
<span class="lineNum">    7635 </span>            :         case 5:
<span class="lineNum">    7636 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;</span>
<span class="lineNum">    7637 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7638 </span>            :         case 7:
<span class="lineNum">    7639 </span><span class="lineNoCov">          0 :                 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;</span>
<span class="lineNum">    7640 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7641 </span>            :         case 10:
<span class="lineNum">    7642 </span>            :                 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
<span class="lineNum">    7643 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7644 </span>            :         case 14:
<span class="lineNum">    7645 </span>            :                 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
<span class="lineNum">    7646 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7647 </span>            :         }
<span class="lineNum">    7648 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">    7649 </span><span class="lineNoCov">          0 :                 dpll |= (6 &lt;&lt; PLL_LOAD_PULSE_PHASE_SHIFT);</span>
<span class="lineNum">    7650 </span>            : 
<span class="lineNum">    7651 </span><span class="lineNoCov">          0 :         if (crtc_state-&gt;sdvo_tv_clock)</span>
<span class="lineNum">    7652 </span><span class="lineNoCov">          0 :                 dpll |= PLL_REF_INPUT_TVCLKINBC;</span>
<span class="lineNum">    7653 </span><span class="lineNoCov">          0 :         else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &amp;&amp;</span>
<span class="lineNum">    7654 </span><span class="lineNoCov">          0 :                  intel_panel_use_ssc(dev_priv) &amp;&amp; num_connectors &lt; 2)</span>
<span class="lineNum">    7655 </span><span class="lineNoCov">          0 :                 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;</span>
<span class="lineNum">    7656 </span>            :         else
<span class="lineNum">    7657 </span>            :                 dpll |= PLL_REF_INPUT_DREFCLK;
<span class="lineNum">    7658 </span>            : 
<span class="lineNum">    7659 </span><span class="lineNoCov">          0 :         dpll |= DPLL_VCO_ENABLE;</span>
<span class="lineNum">    7660 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.dpll = dpll;</span>
<span class="lineNum">    7661 </span>            : 
<span class="lineNum">    7662 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    7663 </span><span class="lineNoCov">          0 :                 u32 dpll_md = (crtc_state-&gt;pixel_multiplier - 1)</span>
<span class="lineNum">    7664 </span><span class="lineNoCov">          0 :                         &lt;&lt; DPLL_MD_UDI_MULTIPLIER_SHIFT;</span>
<span class="lineNum">    7665 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll_hw_state.dpll_md = dpll_md;</span>
<span class="lineNum">    7666 </span><span class="lineNoCov">          0 :         }</span>
<a name="7667"><span class="lineNum">    7667 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7668 </span>            : 
<span class="lineNum">    7669 </span><span class="lineNoCov">          0 : static void i8xx_compute_dpll(struct intel_crtc *crtc,</span>
<span class="lineNum">    7670 </span>            :                               struct intel_crtc_state *crtc_state,
<span class="lineNum">    7671 </span>            :                               intel_clock_t *reduced_clock,
<span class="lineNum">    7672 </span>            :                               int num_connectors)
<span class="lineNum">    7673 </span>            : {
<span class="lineNum">    7674 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7675 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7676 </span>            :         u32 dpll;
<span class="lineNum">    7677 </span><span class="lineNoCov">          0 :         struct dpll *clock = &amp;crtc_state-&gt;dpll;</span>
<span class="lineNum">    7678 </span>            : 
<span class="lineNum">    7679 </span><span class="lineNoCov">          0 :         i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock);</span>
<span class="lineNum">    7680 </span>            : 
<span class="lineNum">    7681 </span>            :         dpll = DPLL_VGA_MODE_DIS;
<span class="lineNum">    7682 </span>            : 
<span class="lineNum">    7683 </span><span class="lineNoCov">          0 :         if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {</span>
<span class="lineNum">    7684 </span><span class="lineNoCov">          0 :                 dpll |= (1 &lt;&lt; (clock-&gt;p1 - 1)) &lt;&lt; DPLL_FPA01_P1_POST_DIV_SHIFT;</span>
<span class="lineNum">    7685 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7686 </span><span class="lineNoCov">          0 :                 if (clock-&gt;p1 == 2)</span>
<span class="lineNum">    7687 </span><span class="lineNoCov">          0 :                         dpll |= PLL_P1_DIVIDE_BY_TWO;</span>
<span class="lineNum">    7688 </span>            :                 else
<span class="lineNum">    7689 </span><span class="lineNoCov">          0 :                         dpll |= (clock-&gt;p1 - 2) &lt;&lt; DPLL_FPA01_P1_POST_DIV_SHIFT;</span>
<span class="lineNum">    7690 </span><span class="lineNoCov">          0 :                 if (clock-&gt;p2 == 4)</span>
<span class="lineNum">    7691 </span><span class="lineNoCov">          0 :                         dpll |= PLL_P2_DIVIDE_BY_4;</span>
<span class="lineNum">    7692 </span>            :         }
<span class="lineNum">    7693 </span>            : 
<span class="lineNum">    7694 </span><span class="lineNoCov">          0 :         if (!IS_I830(dev) &amp;&amp; intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO))</span>
<span class="lineNum">    7695 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_DVO_2X_MODE;</span>
<span class="lineNum">    7696 </span>            : 
<span class="lineNum">    7697 </span><span class="lineNoCov">          0 :         if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &amp;&amp;</span>
<span class="lineNum">    7698 </span><span class="lineNoCov">          0 :                  intel_panel_use_ssc(dev_priv) &amp;&amp; num_connectors &lt; 2)</span>
<span class="lineNum">    7699 </span><span class="lineNoCov">          0 :                 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;</span>
<span class="lineNum">    7700 </span>            :         else
<span class="lineNum">    7701 </span>            :                 dpll |= PLL_REF_INPUT_DREFCLK;
<span class="lineNum">    7702 </span>            : 
<span class="lineNum">    7703 </span><span class="lineNoCov">          0 :         dpll |= DPLL_VCO_ENABLE;</span>
<span class="lineNum">    7704 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.dpll = dpll;</span>
<a name="7705"><span class="lineNum">    7705 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7706 </span>            : 
<span class="lineNum">    7707 </span><span class="lineNoCov">          0 : static void intel_set_pipe_timings(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    7708 </span>            : {
<span class="lineNum">    7709 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    7710 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7711 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    7712 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    7713 </span><span class="lineNoCov">          0 :         const struct drm_display_mode *adjusted_mode = &amp;intel_crtc-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    7714 </span>            :         uint32_t crtc_vtotal, crtc_vblank_end;
<span class="lineNum">    7715 </span>            :         int vsyncshift = 0;
<span class="lineNum">    7716 </span>            : 
<span class="lineNum">    7717 </span>            :         /* We need to be careful not to changed the adjusted mode, for otherwise
<span class="lineNum">    7718 </span>            :          * the hw state checker will get angry at the mismatch. */
<span class="lineNum">    7719 </span><span class="lineNoCov">          0 :         crtc_vtotal = adjusted_mode-&gt;crtc_vtotal;</span>
<span class="lineNum">    7720 </span><span class="lineNoCov">          0 :         crtc_vblank_end = adjusted_mode-&gt;crtc_vblank_end;</span>
<span class="lineNum">    7721 </span>            : 
<span class="lineNum">    7722 </span><span class="lineNoCov">          0 :         if (adjusted_mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE) {</span>
<span class="lineNum">    7723 </span>            :                 /* the chip adds 2 halflines automatically */
<span class="lineNum">    7724 </span><span class="lineNoCov">          0 :                 crtc_vtotal -= 1;</span>
<span class="lineNum">    7725 </span><span class="lineNoCov">          0 :                 crtc_vblank_end -= 1;</span>
<span class="lineNum">    7726 </span>            : 
<span class="lineNum">    7727 </span><span class="lineNoCov">          0 :                 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))</span>
<span class="lineNum">    7728 </span><span class="lineNoCov">          0 :                         vsyncshift = (adjusted_mode-&gt;crtc_htotal - 1) / 2;</span>
<span class="lineNum">    7729 </span>            :                 else
<span class="lineNum">    7730 </span><span class="lineNoCov">          0 :                         vsyncshift = adjusted_mode-&gt;crtc_hsync_start -</span>
<span class="lineNum">    7731 </span><span class="lineNoCov">          0 :                                 adjusted_mode-&gt;crtc_htotal / 2;</span>
<span class="lineNum">    7732 </span><span class="lineNoCov">          0 :                 if (vsyncshift &lt; 0)</span>
<span class="lineNum">    7733 </span><span class="lineNoCov">          0 :                         vsyncshift += adjusted_mode-&gt;crtc_htotal;</span>
<span class="lineNum">    7734 </span>            :         }
<span class="lineNum">    7735 </span>            : 
<span class="lineNum">    7736 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt; 3)</span>
<span class="lineNum">    7737 </span><span class="lineNoCov">          0 :                 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);</span>
<span class="lineNum">    7738 </span>            : 
<span class="lineNum">    7739 </span><span class="lineNoCov">          0 :         I915_WRITE(HTOTAL(cpu_transcoder),</span>
<span class="lineNum">    7740 </span>            :                    (adjusted_mode-&gt;crtc_hdisplay - 1) |
<span class="lineNum">    7741 </span>            :                    ((adjusted_mode-&gt;crtc_htotal - 1) &lt;&lt; 16));
<span class="lineNum">    7742 </span><span class="lineNoCov">          0 :         I915_WRITE(HBLANK(cpu_transcoder),</span>
<span class="lineNum">    7743 </span>            :                    (adjusted_mode-&gt;crtc_hblank_start - 1) |
<span class="lineNum">    7744 </span>            :                    ((adjusted_mode-&gt;crtc_hblank_end - 1) &lt;&lt; 16));
<span class="lineNum">    7745 </span><span class="lineNoCov">          0 :         I915_WRITE(HSYNC(cpu_transcoder),</span>
<span class="lineNum">    7746 </span>            :                    (adjusted_mode-&gt;crtc_hsync_start - 1) |
<span class="lineNum">    7747 </span>            :                    ((adjusted_mode-&gt;crtc_hsync_end - 1) &lt;&lt; 16));
<span class="lineNum">    7748 </span>            : 
<span class="lineNum">    7749 </span><span class="lineNoCov">          0 :         I915_WRITE(VTOTAL(cpu_transcoder),</span>
<span class="lineNum">    7750 </span>            :                    (adjusted_mode-&gt;crtc_vdisplay - 1) |
<span class="lineNum">    7751 </span>            :                    ((crtc_vtotal - 1) &lt;&lt; 16));
<span class="lineNum">    7752 </span><span class="lineNoCov">          0 :         I915_WRITE(VBLANK(cpu_transcoder),</span>
<span class="lineNum">    7753 </span>            :                    (adjusted_mode-&gt;crtc_vblank_start - 1) |
<span class="lineNum">    7754 </span>            :                    ((crtc_vblank_end - 1) &lt;&lt; 16));
<span class="lineNum">    7755 </span><span class="lineNoCov">          0 :         I915_WRITE(VSYNC(cpu_transcoder),</span>
<span class="lineNum">    7756 </span>            :                    (adjusted_mode-&gt;crtc_vsync_start - 1) |
<span class="lineNum">    7757 </span>            :                    ((adjusted_mode-&gt;crtc_vsync_end - 1) &lt;&lt; 16));
<span class="lineNum">    7758 </span>            : 
<span class="lineNum">    7759 </span>            :         /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
<span class="lineNum">    7760 </span>            :          * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
<span class="lineNum">    7761 </span>            :          * documented on the DDI_FUNC_CTL register description, EDP Input Select
<span class="lineNum">    7762 </span>            :          * bits. */
<span class="lineNum">    7763 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) &amp;&amp; cpu_transcoder == TRANSCODER_EDP &amp;&amp;</span>
<span class="lineNum">    7764 </span><span class="lineNoCov">          0 :             (pipe == PIPE_B || pipe == PIPE_C))</span>
<span class="lineNum">    7765 </span><span class="lineNoCov">          0 :                 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));</span>
<span class="lineNum">    7766 </span>            : 
<span class="lineNum">    7767 </span>            :         /* pipesrc controls the size that is scaled from, which should
<span class="lineNum">    7768 </span>            :          * always be the user's requested size.
<span class="lineNum">    7769 </span>            :          */
<span class="lineNum">    7770 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPESRC(pipe),</span>
<span class="lineNum">    7771 </span>            :                    ((intel_crtc-&gt;config-&gt;pipe_src_w - 1) &lt;&lt; 16) |
<span class="lineNum">    7772 </span>            :                    (intel_crtc-&gt;config-&gt;pipe_src_h - 1));
<a name="7773"><span class="lineNum">    7773 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7774 </span>            : 
<span class="lineNum">    7775 </span><span class="lineNoCov">          0 : static void intel_get_pipe_timings(struct intel_crtc *crtc,</span>
<span class="lineNum">    7776 </span>            :                                    struct intel_crtc_state *pipe_config)
<span class="lineNum">    7777 </span>            : {
<span class="lineNum">    7778 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7779 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7780 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = pipe_config-&gt;cpu_transcoder;</span>
<span class="lineNum">    7781 </span>            :         uint32_t tmp;
<span class="lineNum">    7782 </span>            : 
<span class="lineNum">    7783 </span><span class="lineNoCov">          0 :         tmp = I915_READ(HTOTAL(cpu_transcoder));</span>
<span class="lineNum">    7784 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_hdisplay = (tmp &amp; 0xffff) + 1;</span>
<span class="lineNum">    7785 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_htotal = ((tmp &gt;&gt; 16) &amp; 0xffff) + 1;</span>
<span class="lineNum">    7786 </span><span class="lineNoCov">          0 :         tmp = I915_READ(HBLANK(cpu_transcoder));</span>
<span class="lineNum">    7787 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_hblank_start = (tmp &amp; 0xffff) + 1;</span>
<span class="lineNum">    7788 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_hblank_end = ((tmp &gt;&gt; 16) &amp; 0xffff) + 1;</span>
<span class="lineNum">    7789 </span><span class="lineNoCov">          0 :         tmp = I915_READ(HSYNC(cpu_transcoder));</span>
<span class="lineNum">    7790 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_hsync_start = (tmp &amp; 0xffff) + 1;</span>
<span class="lineNum">    7791 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_hsync_end = ((tmp &gt;&gt; 16) &amp; 0xffff) + 1;</span>
<span class="lineNum">    7792 </span>            : 
<span class="lineNum">    7793 </span><span class="lineNoCov">          0 :         tmp = I915_READ(VTOTAL(cpu_transcoder));</span>
<span class="lineNum">    7794 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_vdisplay = (tmp &amp; 0xffff) + 1;</span>
<span class="lineNum">    7795 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_vtotal = ((tmp &gt;&gt; 16) &amp; 0xffff) + 1;</span>
<span class="lineNum">    7796 </span><span class="lineNoCov">          0 :         tmp = I915_READ(VBLANK(cpu_transcoder));</span>
<span class="lineNum">    7797 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_vblank_start = (tmp &amp; 0xffff) + 1;</span>
<span class="lineNum">    7798 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_vblank_end = ((tmp &gt;&gt; 16) &amp; 0xffff) + 1;</span>
<span class="lineNum">    7799 </span><span class="lineNoCov">          0 :         tmp = I915_READ(VSYNC(cpu_transcoder));</span>
<span class="lineNum">    7800 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_vsync_start = (tmp &amp; 0xffff) + 1;</span>
<span class="lineNum">    7801 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_vsync_end = ((tmp &gt;&gt; 16) &amp; 0xffff) + 1;</span>
<span class="lineNum">    7802 </span>            : 
<span class="lineNum">    7803 </span><span class="lineNoCov">          0 :         if (I915_READ(PIPECONF(cpu_transcoder)) &amp; PIPECONF_INTERLACE_MASK) {</span>
<span class="lineNum">    7804 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE;</span>
<span class="lineNum">    7805 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;base.adjusted_mode.crtc_vtotal += 1;</span>
<span class="lineNum">    7806 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;base.adjusted_mode.crtc_vblank_end += 1;</span>
<span class="lineNum">    7807 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7808 </span>            : 
<span class="lineNum">    7809 </span><span class="lineNoCov">          0 :         tmp = I915_READ(PIPESRC(crtc-&gt;pipe));</span>
<span class="lineNum">    7810 </span><span class="lineNoCov">          0 :         pipe_config-&gt;pipe_src_h = (tmp &amp; 0xffff) + 1;</span>
<span class="lineNum">    7811 </span><span class="lineNoCov">          0 :         pipe_config-&gt;pipe_src_w = ((tmp &gt;&gt; 16) &amp; 0xffff) + 1;</span>
<span class="lineNum">    7812 </span>            : 
<span class="lineNum">    7813 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.mode.vdisplay = pipe_config-&gt;pipe_src_h;</span>
<span class="lineNum">    7814 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.mode.hdisplay = pipe_config-&gt;pipe_src_w;</span>
<a name="7815"><span class="lineNum">    7815 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7816 </span>            : 
<span class="lineNum">    7817 </span><span class="lineNoCov">          0 : void intel_mode_from_pipe_config(struct drm_display_mode *mode,</span>
<span class="lineNum">    7818 </span>            :                                  struct intel_crtc_state *pipe_config)
<span class="lineNum">    7819 </span>            : {
<span class="lineNum">    7820 </span><span class="lineNoCov">          0 :         mode-&gt;hdisplay = pipe_config-&gt;base.adjusted_mode.crtc_hdisplay;</span>
<span class="lineNum">    7821 </span><span class="lineNoCov">          0 :         mode-&gt;htotal = pipe_config-&gt;base.adjusted_mode.crtc_htotal;</span>
<span class="lineNum">    7822 </span><span class="lineNoCov">          0 :         mode-&gt;hsync_start = pipe_config-&gt;base.adjusted_mode.crtc_hsync_start;</span>
<span class="lineNum">    7823 </span><span class="lineNoCov">          0 :         mode-&gt;hsync_end = pipe_config-&gt;base.adjusted_mode.crtc_hsync_end;</span>
<span class="lineNum">    7824 </span>            : 
<span class="lineNum">    7825 </span><span class="lineNoCov">          0 :         mode-&gt;vdisplay = pipe_config-&gt;base.adjusted_mode.crtc_vdisplay;</span>
<span class="lineNum">    7826 </span><span class="lineNoCov">          0 :         mode-&gt;vtotal = pipe_config-&gt;base.adjusted_mode.crtc_vtotal;</span>
<span class="lineNum">    7827 </span><span class="lineNoCov">          0 :         mode-&gt;vsync_start = pipe_config-&gt;base.adjusted_mode.crtc_vsync_start;</span>
<span class="lineNum">    7828 </span><span class="lineNoCov">          0 :         mode-&gt;vsync_end = pipe_config-&gt;base.adjusted_mode.crtc_vsync_end;</span>
<span class="lineNum">    7829 </span>            : 
<span class="lineNum">    7830 </span><span class="lineNoCov">          0 :         mode-&gt;flags = pipe_config-&gt;base.adjusted_mode.flags;</span>
<span class="lineNum">    7831 </span><span class="lineNoCov">          0 :         mode-&gt;type = DRM_MODE_TYPE_DRIVER;</span>
<span class="lineNum">    7832 </span>            : 
<span class="lineNum">    7833 </span><span class="lineNoCov">          0 :         mode-&gt;clock = pipe_config-&gt;base.adjusted_mode.crtc_clock;</span>
<span class="lineNum">    7834 </span><span class="lineNoCov">          0 :         mode-&gt;flags |= pipe_config-&gt;base.adjusted_mode.flags;</span>
<span class="lineNum">    7835 </span>            : 
<span class="lineNum">    7836 </span><span class="lineNoCov">          0 :         mode-&gt;hsync = drm_mode_hsync(mode);</span>
<span class="lineNum">    7837 </span><span class="lineNoCov">          0 :         mode-&gt;vrefresh = drm_mode_vrefresh(mode);</span>
<span class="lineNum">    7838 </span><span class="lineNoCov">          0 :         drm_mode_set_name(mode);</span>
<a name="7839"><span class="lineNum">    7839 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7840 </span>            : 
<span class="lineNum">    7841 </span><span class="lineNoCov">          0 : static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    7842 </span>            : {
<span class="lineNum">    7843 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    7844 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7845 </span>            :         uint32_t pipeconf;
<span class="lineNum">    7846 </span>            : 
<span class="lineNum">    7847 </span>            :         pipeconf = 0;
<span class="lineNum">    7848 </span>            : 
<span class="lineNum">    7849 </span><span class="lineNoCov">          0 :         if ((intel_crtc-&gt;pipe == PIPE_A &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEA_FORCE) ||</span>
<span class="lineNum">    7850 </span><span class="lineNoCov">          0 :             (intel_crtc-&gt;pipe == PIPE_B &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEB_FORCE))</span>
<span class="lineNum">    7851 </span><span class="lineNoCov">          0 :                 pipeconf |= I915_READ(PIPECONF(intel_crtc-&gt;pipe)) &amp; PIPECONF_ENABLE;</span>
<span class="lineNum">    7852 </span>            : 
<span class="lineNum">    7853 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;double_wide)</span>
<span class="lineNum">    7854 </span><span class="lineNoCov">          0 :                 pipeconf |= PIPECONF_DOUBLE_WIDE;</span>
<span class="lineNum">    7855 </span>            : 
<span class="lineNum">    7856 </span>            :         /* only g4x and later have fancy bpc/dither controls */
<span class="lineNum">    7857 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    7858 </span>            :                 /* Bspec claims that we can't use dithering for 30bpp pipes. */
<span class="lineNum">    7859 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;config-&gt;dither &amp;&amp; intel_crtc-&gt;config-&gt;pipe_bpp != 30)</span>
<span class="lineNum">    7860 </span><span class="lineNoCov">          0 :                         pipeconf |= PIPECONF_DITHER_EN |</span>
<span class="lineNum">    7861 </span>            :                                     PIPECONF_DITHER_TYPE_SP;
<span class="lineNum">    7862 </span>            : 
<span class="lineNum">    7863 </span><span class="lineNoCov">          0 :                 switch (intel_crtc-&gt;config-&gt;pipe_bpp) {</span>
<span class="lineNum">    7864 </span>            :                 case 18:
<span class="lineNum">    7865 </span><span class="lineNoCov">          0 :                         pipeconf |= PIPECONF_6BPC;</span>
<span class="lineNum">    7866 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7867 </span>            :                 case 24:
<span class="lineNum">    7868 </span>            :                         pipeconf |= PIPECONF_8BPC;
<span class="lineNum">    7869 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7870 </span>            :                 case 30:
<span class="lineNum">    7871 </span><span class="lineNoCov">          0 :                         pipeconf |= PIPECONF_10BPC;</span>
<span class="lineNum">    7872 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7873 </span>            :                 default:
<span class="lineNum">    7874 </span>            :                         /* Case prevented by intel_choose_pipe_bpp_dither. */
<span class="lineNum">    7875 </span><span class="lineNoCov">          0 :                         BUG();</span>
<span class="lineNum">    7876 </span>            :                 }
<span class="lineNum">    7877 </span>            :         }
<span class="lineNum">    7878 </span>            : 
<span class="lineNum">    7879 </span><span class="lineNoCov">          0 :         if (HAS_PIPE_CXSR(dev)) {</span>
<span class="lineNum">    7880 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;lowfreq_avail) {</span>
<span class="lineNum">    7881 </span>            :                         DRM_DEBUG_KMS(&quot;enabling CxSR downclocking\n&quot;);
<span class="lineNum">    7882 </span><span class="lineNoCov">          0 :                         pipeconf |= PIPECONF_CXSR_DOWNCLOCK;</span>
<span class="lineNum">    7883 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7884 </span>            :                         DRM_DEBUG_KMS(&quot;disabling CxSR downclocking\n&quot;);
<span class="lineNum">    7885 </span>            :                 }
<span class="lineNum">    7886 </span>            :         }
<span class="lineNum">    7887 </span>            : 
<span class="lineNum">    7888 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;base.adjusted_mode.flags &amp; DRM_MODE_FLAG_INTERLACE) {</span>
<span class="lineNum">    7889 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt; 4 ||</span>
<span class="lineNum">    7890 </span><span class="lineNoCov">          0 :                     intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))</span>
<span class="lineNum">    7891 </span><span class="lineNoCov">          0 :                         pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;</span>
<span class="lineNum">    7892 </span>            :                 else
<span class="lineNum">    7893 </span><span class="lineNoCov">          0 :                         pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT;</span>
<span class="lineNum">    7894 </span>            :         } else
<span class="lineNum">    7895 </span>            :                 pipeconf |= PIPECONF_PROGRESSIVE;
<span class="lineNum">    7896 </span>            : 
<span class="lineNum">    7897 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev) &amp;&amp; intel_crtc-&gt;config-&gt;limited_color_range)</span>
<span class="lineNum">    7898 </span><span class="lineNoCov">          0 :                 pipeconf |= PIPECONF_COLOR_RANGE_SELECT;</span>
<span class="lineNum">    7899 </span>            : 
<span class="lineNum">    7900 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPECONF(intel_crtc-&gt;pipe), pipeconf);</span>
<span class="lineNum">    7901 </span><span class="lineNoCov">          0 :         POSTING_READ(PIPECONF(intel_crtc-&gt;pipe));</span>
<a name="7902"><span class="lineNum">    7902 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7903 </span>            : 
<span class="lineNum">    7904 </span><span class="lineNoCov">          0 : static int i9xx_crtc_compute_clock(struct intel_crtc *crtc,</span>
<span class="lineNum">    7905 </span>            :                                    struct intel_crtc_state *crtc_state)
<span class="lineNum">    7906 </span>            : {
<span class="lineNum">    7907 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7908 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7909 </span>            :         int refclk, num_connectors = 0;
<span class="lineNum">    7910 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">    7911 </span>            :         bool ok;
<span class="lineNum">    7912 </span>            :         bool is_dsi = false;
<span class="lineNum">    7913 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    7914 </span>            :         const intel_limit_t *limit;
<span class="lineNum">    7915 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = crtc_state-&gt;base.state;</span>
<span class="lineNum">    7916 </span>            :         struct drm_connector *connector;
<span class="lineNum">    7917 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">    7918 </span>            :         int i;
<span class="lineNum">    7919 </span>            : 
<span class="lineNum">    7920 </span><span class="lineNoCov">          0 :         memset(&amp;crtc_state-&gt;dpll_hw_state, 0,</span>
<span class="lineNum">    7921 </span>            :                sizeof(crtc_state-&gt;dpll_hw_state));
<span class="lineNum">    7922 </span>            : 
<span class="lineNum">    7923 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">    7924 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != &amp;crtc-&gt;base)</span>
<span class="lineNum">    7925 </span>            :                         continue;
<span class="lineNum">    7926 </span>            : 
<span class="lineNum">    7927 </span><span class="lineNoCov">          0 :                 encoder = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">    7928 </span>            : 
<span class="lineNum">    7929 </span><span class="lineNoCov">          0 :                 switch (encoder-&gt;type) {</span>
<span class="lineNum">    7930 </span>            :                 case INTEL_OUTPUT_DSI:
<span class="lineNum">    7931 </span>            :                         is_dsi = true;
<span class="lineNum">    7932 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7933 </span>            :                 default:
<span class="lineNum">    7934 </span>            :                         break;
<span class="lineNum">    7935 </span>            :                 }
<span class="lineNum">    7936 </span>            : 
<span class="lineNum">    7937 </span><span class="lineNoCov">          0 :                 num_connectors++;</span>
<span class="lineNum">    7938 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7939 </span>            : 
<span class="lineNum">    7940 </span><span class="lineNoCov">          0 :         if (is_dsi)</span>
<span class="lineNum">    7941 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    7942 </span>            : 
<span class="lineNum">    7943 </span><span class="lineNoCov">          0 :         if (!crtc_state-&gt;clock_set) {</span>
<span class="lineNum">    7944 </span><span class="lineNoCov">          0 :                 refclk = i9xx_get_refclk(crtc_state, num_connectors);</span>
<span class="lineNum">    7945 </span>            : 
<span class="lineNum">    7946 </span>            :                 /*
<span class="lineNum">    7947 </span>            :                  * Returns a set of divisors for the desired target clock with
<span class="lineNum">    7948 </span>            :                  * the given refclk, or FALSE.  The returned values represent
<span class="lineNum">    7949 </span>            :                  * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n +
<span class="lineNum">    7950 </span>            :                  * 2) / p1 / p2.
<span class="lineNum">    7951 </span>            :                  */
<span class="lineNum">    7952 </span><span class="lineNoCov">          0 :                 limit = intel_limit(crtc_state, refclk);</span>
<span class="lineNum">    7953 </span><span class="lineNoCov">          0 :                 ok = dev_priv-&gt;display.find_dpll(limit, crtc_state,</span>
<span class="lineNum">    7954 </span><span class="lineNoCov">          0 :                                                  crtc_state-&gt;port_clock,</span>
<span class="lineNum">    7955 </span>            :                                                  refclk, NULL, &amp;clock);
<span class="lineNum">    7956 </span><span class="lineNoCov">          0 :                 if (!ok) {</span>
<span class="lineNum">    7957 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Couldn't find PLL settings for mode!\n&quot;);</span>
<span class="lineNum">    7958 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    7959 </span>            :                 }
<span class="lineNum">    7960 </span>            : 
<span class="lineNum">    7961 </span>            :                 /* Compat-code for transition, will disappear. */
<span class="lineNum">    7962 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.n = clock.n;</span>
<span class="lineNum">    7963 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.m1 = clock.m1;</span>
<span class="lineNum">    7964 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.m2 = clock.m2;</span>
<span class="lineNum">    7965 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.p1 = clock.p1;</span>
<span class="lineNum">    7966 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.p2 = clock.p2;</span>
<span class="lineNum">    7967 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7968 </span>            : 
<span class="lineNum">    7969 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev)) {</span>
<span class="lineNum">    7970 </span><span class="lineNoCov">          0 :                 i8xx_compute_dpll(crtc, crtc_state, NULL,</span>
<span class="lineNum">    7971 </span>            :                                   num_connectors);
<span class="lineNum">    7972 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    7973 </span><span class="lineNoCov">          0 :                 chv_compute_dpll(crtc, crtc_state);</span>
<span class="lineNum">    7974 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    7975 </span><span class="lineNoCov">          0 :                 vlv_compute_dpll(crtc, crtc_state);</span>
<span class="lineNum">    7976 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7977 </span><span class="lineNoCov">          0 :                 i9xx_compute_dpll(crtc, crtc_state, NULL,</span>
<span class="lineNum">    7978 </span>            :                                   num_connectors);
<span class="lineNum">    7979 </span>            :         }
<span class="lineNum">    7980 </span>            : 
<span class="lineNum">    7981 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="7982"><span class="lineNum">    7982 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7983 </span>            : 
<span class="lineNum">    7984 </span><span class="lineNoCov">          0 : static void i9xx_get_pfit_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    7985 </span>            :                                  struct intel_crtc_state *pipe_config)
<span class="lineNum">    7986 </span>            : {
<span class="lineNum">    7987 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    7988 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7989 </span>            :         uint32_t tmp;
<span class="lineNum">    7990 </span>            : 
<span class="lineNum">    7991 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt;= 3 &amp;&amp; (IS_I830(dev) || !IS_MOBILE(dev)))</span>
<span class="lineNum">    7992 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7993 </span>            : 
<span class="lineNum">    7994 </span><span class="lineNoCov">          0 :         tmp = I915_READ(PFIT_CONTROL);</span>
<span class="lineNum">    7995 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; PFIT_ENABLE))</span>
<span class="lineNum">    7996 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7997 </span>            : 
<span class="lineNum">    7998 </span>            :         /* Check whether the pfit is attached to our pipe. */
<span class="lineNum">    7999 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 4) {</span>
<span class="lineNum">    8000 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;pipe != PIPE_B)</span>
<span class="lineNum">    8001 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    8002 </span>            :         } else {
<span class="lineNum">    8003 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; PFIT_PIPE_MASK) != (crtc-&gt;pipe &lt;&lt; PFIT_PIPE_SHIFT))</span>
<span class="lineNum">    8004 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    8005 </span>            :         }
<span class="lineNum">    8006 </span>            : 
<span class="lineNum">    8007 </span><span class="lineNoCov">          0 :         pipe_config-&gt;gmch_pfit.control = tmp;</span>
<span class="lineNum">    8008 </span><span class="lineNoCov">          0 :         pipe_config-&gt;gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS);</span>
<span class="lineNum">    8009 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 5)</span>
<span class="lineNum">    8010 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;gmch_pfit.lvds_border_bits =</span>
<span class="lineNum">    8011 </span><span class="lineNoCov">          0 :                         I915_READ(LVDS) &amp; LVDS_BORDER_ENABLE;</span>
<a name="8012"><span class="lineNum">    8012 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8013 </span>            : 
<span class="lineNum">    8014 </span><span class="lineNoCov">          0 : static void vlv_crtc_clock_get(struct intel_crtc *crtc,</span>
<span class="lineNum">    8015 </span>            :                                struct intel_crtc_state *pipe_config)
<span class="lineNum">    8016 </span>            : {
<span class="lineNum">    8017 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    8018 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8019 </span><span class="lineNoCov">          0 :         int pipe = pipe_config-&gt;cpu_transcoder;</span>
<span class="lineNum">    8020 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">    8021 </span>            :         u32 mdiv;
<span class="lineNum">    8022 </span>            :         int refclk = 100000;
<span class="lineNum">    8023 </span>            : 
<span class="lineNum">    8024 </span>            :         /* In case of MIPI DPLL will not even be used */
<span class="lineNum">    8025 </span><span class="lineNoCov">          0 :         if (!(pipe_config-&gt;dpll_hw_state.dpll &amp; DPLL_VCO_ENABLE))</span>
<span class="lineNum">    8026 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    8027 </span>            : 
<span class="lineNum">    8028 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    8029 </span><span class="lineNoCov">          0 :         mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe));</span>
<span class="lineNum">    8030 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    8031 </span>            : 
<span class="lineNum">    8032 </span><span class="lineNoCov">          0 :         clock.m1 = (mdiv &gt;&gt; DPIO_M1DIV_SHIFT) &amp; 7;</span>
<span class="lineNum">    8033 </span><span class="lineNoCov">          0 :         clock.m2 = mdiv &amp; DPIO_M2DIV_MASK;</span>
<span class="lineNum">    8034 </span><span class="lineNoCov">          0 :         clock.n = (mdiv &gt;&gt; DPIO_N_SHIFT) &amp; 0xf;</span>
<span class="lineNum">    8035 </span><span class="lineNoCov">          0 :         clock.p1 = (mdiv &gt;&gt; DPIO_P1_SHIFT) &amp; 7;</span>
<span class="lineNum">    8036 </span><span class="lineNoCov">          0 :         clock.p2 = (mdiv &gt;&gt; DPIO_P2_SHIFT) &amp; 0x1f;</span>
<span class="lineNum">    8037 </span>            : 
<span class="lineNum">    8038 </span><span class="lineNoCov">          0 :         pipe_config-&gt;port_clock = vlv_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">    8039 </span><span class="lineNoCov">          0 : }</span>
<a name="8040"><span class="lineNum">    8040 </span>            : </a>
<span class="lineNum">    8041 </span>            : static void
<span class="lineNum">    8042 </span><span class="lineNoCov">          0 : i9xx_get_initial_plane_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    8043 </span>            :                               struct intel_initial_plane_config *plane_config)
<span class="lineNum">    8044 </span>            : {
<span class="lineNum">    8045 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    8046 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8047 </span>            :         u32 val, base, offset;
<span class="lineNum">    8048 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe, plane = crtc-&gt;plane;</span>
<span class="lineNum">    8049 </span>            :         int fourcc, pixel_format;
<span class="lineNum">    8050 </span>            :         unsigned int aligned_height;
<span class="lineNum">    8051 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">    8052 </span>            :         struct intel_framebuffer *intel_fb;
<span class="lineNum">    8053 </span>            : 
<span class="lineNum">    8054 </span><span class="lineNoCov">          0 :         val = I915_READ(DSPCNTR(plane));</span>
<span class="lineNum">    8055 </span><span class="lineNoCov">          0 :         if (!(val &amp; DISPLAY_PLANE_ENABLE))</span>
<span class="lineNum">    8056 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    8057 </span>            : 
<span class="lineNum">    8058 </span><span class="lineNoCov">          0 :         intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);</span>
<span class="lineNum">    8059 </span><span class="lineNoCov">          0 :         if (!intel_fb) {</span>
<span class="lineNum">    8060 </span>            :                 DRM_DEBUG_KMS(&quot;failed to alloc fb\n&quot;);
<span class="lineNum">    8061 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    8062 </span>            :         }
<span class="lineNum">    8063 </span>            : 
<span class="lineNum">    8064 </span><span class="lineNoCov">          0 :         fb = &amp;intel_fb-&gt;base;</span>
<span class="lineNum">    8065 </span>            : 
<span class="lineNum">    8066 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    8067 </span><span class="lineNoCov">          0 :                 if (val &amp; DISPPLANE_TILED) {</span>
<span class="lineNum">    8068 </span><span class="lineNoCov">          0 :                         plane_config-&gt;tiling = I915_TILING_X;</span>
<span class="lineNum">    8069 </span><span class="lineNoCov">          0 :                         fb-&gt;modifier[0] = I915_FORMAT_MOD_X_TILED;</span>
<span class="lineNum">    8070 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    8071 </span>            :         }
<span class="lineNum">    8072 </span>            : 
<span class="lineNum">    8073 </span><span class="lineNoCov">          0 :         pixel_format = val &amp; DISPPLANE_PIXFORMAT_MASK;</span>
<span class="lineNum">    8074 </span><span class="lineNoCov">          0 :         fourcc = i9xx_format_to_fourcc(pixel_format);</span>
<span class="lineNum">    8075 </span><span class="lineNoCov">          0 :         fb-&gt;pixel_format = fourcc;</span>
<span class="lineNum">    8076 </span><span class="lineNoCov">          0 :         fb-&gt;bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8;</span>
<span class="lineNum">    8077 </span>            : 
<span class="lineNum">    8078 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    8079 </span><span class="lineNoCov">          0 :                 if (plane_config-&gt;tiling)</span>
<span class="lineNum">    8080 </span><span class="lineNoCov">          0 :                         offset = I915_READ(DSPTILEOFF(plane));</span>
<span class="lineNum">    8081 </span>            :                 else
<span class="lineNum">    8082 </span><span class="lineNoCov">          0 :                         offset = I915_READ(DSPLINOFF(plane));</span>
<span class="lineNum">    8083 </span><span class="lineNoCov">          0 :                 base = I915_READ(DSPSURF(plane)) &amp; 0xfffff000;</span>
<span class="lineNum">    8084 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8085 </span><span class="lineNoCov">          0 :                 base = I915_READ(DSPADDR(plane));</span>
<span class="lineNum">    8086 </span>            :         }
<span class="lineNum">    8087 </span><span class="lineNoCov">          0 :         plane_config-&gt;base = base;</span>
<span class="lineNum">    8088 </span>            : 
<span class="lineNum">    8089 </span><span class="lineNoCov">          0 :         val = I915_READ(PIPESRC(pipe));</span>
<span class="lineNum">    8090 </span><span class="lineNoCov">          0 :         fb-&gt;width = ((val &gt;&gt; 16) &amp; 0xfff) + 1;</span>
<span class="lineNum">    8091 </span><span class="lineNoCov">          0 :         fb-&gt;height = ((val &gt;&gt; 0) &amp; 0xfff) + 1;</span>
<span class="lineNum">    8092 </span>            : 
<span class="lineNum">    8093 </span><span class="lineNoCov">          0 :         val = I915_READ(DSPSTRIDE(pipe));</span>
<span class="lineNum">    8094 </span><span class="lineNoCov">          0 :         fb-&gt;pitches[0] = val &amp; 0xffffffc0;</span>
<span class="lineNum">    8095 </span>            : 
<span class="lineNum">    8096 </span><span class="lineNoCov">          0 :         aligned_height = intel_fb_align_height(dev, fb-&gt;height,</span>
<span class="lineNum">    8097 </span><span class="lineNoCov">          0 :                                                fb-&gt;pixel_format,</span>
<span class="lineNum">    8098 </span><span class="lineNoCov">          0 :                                                fb-&gt;modifier[0]);</span>
<span class="lineNum">    8099 </span>            : 
<span class="lineNum">    8100 </span><span class="lineNoCov">          0 :         plane_config-&gt;size = fb-&gt;pitches[0] * aligned_height;</span>
<span class="lineNum">    8101 </span>            : 
<span class="lineNum">    8102 </span>            :         DRM_DEBUG_KMS(&quot;pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n&quot;,
<span class="lineNum">    8103 </span>            :                       pipe_name(pipe), plane, fb-&gt;width, fb-&gt;height,
<span class="lineNum">    8104 </span>            :                       fb-&gt;bits_per_pixel, base, fb-&gt;pitches[0],
<span class="lineNum">    8105 </span>            :                       plane_config-&gt;size);
<span class="lineNum">    8106 </span>            : 
<span class="lineNum">    8107 </span><span class="lineNoCov">          0 :         plane_config-&gt;fb = intel_fb;</span>
<a name="8108"><span class="lineNum">    8108 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8109 </span>            : 
<span class="lineNum">    8110 </span><span class="lineNoCov">          0 : static void chv_crtc_clock_get(struct intel_crtc *crtc,</span>
<span class="lineNum">    8111 </span>            :                                struct intel_crtc_state *pipe_config)
<span class="lineNum">    8112 </span>            : {
<span class="lineNum">    8113 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    8114 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8115 </span><span class="lineNoCov">          0 :         int pipe = pipe_config-&gt;cpu_transcoder;</span>
<span class="lineNum">    8116 </span><span class="lineNoCov">          0 :         enum dpio_channel port = vlv_pipe_to_channel(pipe);</span>
<span class="lineNum">    8117 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">    8118 </span>            :         u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2, pll_dw3;
<span class="lineNum">    8119 </span>            :         int refclk = 100000;
<span class="lineNum">    8120 </span>            : 
<span class="lineNum">    8121 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    8122 </span><span class="lineNoCov">          0 :         cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port));</span>
<span class="lineNum">    8123 </span><span class="lineNoCov">          0 :         pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port));</span>
<span class="lineNum">    8124 </span><span class="lineNoCov">          0 :         pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port));</span>
<span class="lineNum">    8125 </span><span class="lineNoCov">          0 :         pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port));</span>
<span class="lineNum">    8126 </span><span class="lineNoCov">          0 :         pll_dw3 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port));</span>
<span class="lineNum">    8127 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    8128 </span>            : 
<span class="lineNum">    8129 </span><span class="lineNoCov">          0 :         clock.m1 = (pll_dw1 &amp; 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0;</span>
<span class="lineNum">    8130 </span><span class="lineNoCov">          0 :         clock.m2 = (pll_dw0 &amp; 0xff) &lt;&lt; 22;</span>
<span class="lineNum">    8131 </span><span class="lineNoCov">          0 :         if (pll_dw3 &amp; DPIO_CHV_FRAC_DIV_EN)</span>
<span class="lineNum">    8132 </span><span class="lineNoCov">          0 :                 clock.m2 |= pll_dw2 &amp; 0x3fffff;</span>
<span class="lineNum">    8133 </span><span class="lineNoCov">          0 :         clock.n = (pll_dw1 &gt;&gt; DPIO_CHV_N_DIV_SHIFT) &amp; 0xf;</span>
<span class="lineNum">    8134 </span><span class="lineNoCov">          0 :         clock.p1 = (cmn_dw13 &gt;&gt; DPIO_CHV_P1_DIV_SHIFT) &amp; 0x7;</span>
<span class="lineNum">    8135 </span><span class="lineNoCov">          0 :         clock.p2 = (cmn_dw13 &gt;&gt; DPIO_CHV_P2_DIV_SHIFT) &amp; 0x1f;</span>
<span class="lineNum">    8136 </span>            : 
<span class="lineNum">    8137 </span><span class="lineNoCov">          0 :         pipe_config-&gt;port_clock = chv_calc_dpll_params(refclk, &amp;clock);</span>
<a name="8138"><span class="lineNum">    8138 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8139 </span>            : 
<span class="lineNum">    8140 </span><span class="lineNoCov">          0 : static bool i9xx_get_pipe_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    8141 </span>            :                                  struct intel_crtc_state *pipe_config)
<span class="lineNum">    8142 </span>            : {
<span class="lineNum">    8143 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    8144 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8145 </span>            :         uint32_t tmp;
<span class="lineNum">    8146 </span>            : 
<span class="lineNum">    8147 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">    8148 </span><span class="lineNoCov">          0 :                                             POWER_DOMAIN_PIPE(crtc-&gt;pipe)))</span>
<span class="lineNum">    8149 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    8150 </span>            : 
<span class="lineNum">    8151 </span><span class="lineNoCov">          0 :         pipe_config-&gt;cpu_transcoder = (enum transcoder) crtc-&gt;pipe;</span>
<span class="lineNum">    8152 </span><span class="lineNoCov">          0 :         pipe_config-&gt;shared_dpll = DPLL_ID_PRIVATE;</span>
<span class="lineNum">    8153 </span>            : 
<span class="lineNum">    8154 </span><span class="lineNoCov">          0 :         tmp = I915_READ(PIPECONF(crtc-&gt;pipe));</span>
<span class="lineNum">    8155 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; PIPECONF_ENABLE))</span>
<span class="lineNum">    8156 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    8157 </span>            : 
<span class="lineNum">    8158 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    8159 </span><span class="lineNoCov">          0 :                 switch (tmp &amp; PIPECONF_BPC_MASK) {</span>
<span class="lineNum">    8160 </span>            :                 case PIPECONF_6BPC:
<span class="lineNum">    8161 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;pipe_bpp = 18;</span>
<span class="lineNum">    8162 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8163 </span>            :                 case PIPECONF_8BPC:
<span class="lineNum">    8164 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;pipe_bpp = 24;</span>
<span class="lineNum">    8165 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8166 </span>            :                 case PIPECONF_10BPC:
<span class="lineNum">    8167 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;pipe_bpp = 30;</span>
<span class="lineNum">    8168 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8169 </span>            :                 default:
<span class="lineNum">    8170 </span>            :                         break;
<span class="lineNum">    8171 </span>            :                 }
<span class="lineNum">    8172 </span>            :         }
<span class="lineNum">    8173 </span>            : 
<span class="lineNum">    8174 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev) &amp;&amp; (tmp &amp; PIPECONF_COLOR_RANGE_SELECT))</span>
<span class="lineNum">    8175 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;limited_color_range = true;</span>
<span class="lineNum">    8176 </span>            : 
<span class="lineNum">    8177 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 4)</span>
<span class="lineNum">    8178 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;double_wide = tmp &amp; PIPECONF_DOUBLE_WIDE;</span>
<span class="lineNum">    8179 </span>            : 
<span class="lineNum">    8180 </span><span class="lineNoCov">          0 :         intel_get_pipe_timings(crtc, pipe_config);</span>
<span class="lineNum">    8181 </span>            : 
<span class="lineNum">    8182 </span><span class="lineNoCov">          0 :         i9xx_get_pfit_config(crtc, pipe_config);</span>
<span class="lineNum">    8183 </span>            : 
<span class="lineNum">    8184 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    8185 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DPLL_MD(crtc-&gt;pipe));</span>
<span class="lineNum">    8186 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pixel_multiplier =</span>
<span class="lineNum">    8187 </span><span class="lineNoCov">          0 :                         ((tmp &amp; DPLL_MD_UDI_MULTIPLIER_MASK)</span>
<span class="lineNum">    8188 </span><span class="lineNoCov">          0 :                          &gt;&gt; DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1;</span>
<span class="lineNum">    8189 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;dpll_hw_state.dpll_md = tmp;</span>
<span class="lineNum">    8190 </span><span class="lineNoCov">          0 :         } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {</span>
<span class="lineNum">    8191 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DPLL(crtc-&gt;pipe));</span>
<span class="lineNum">    8192 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pixel_multiplier =</span>
<span class="lineNum">    8193 </span><span class="lineNoCov">          0 :                         ((tmp &amp; SDVO_MULTIPLIER_MASK)</span>
<span class="lineNum">    8194 </span><span class="lineNoCov">          0 :                          &gt;&gt; SDVO_MULTIPLIER_SHIFT_HIRES) + 1;</span>
<span class="lineNum">    8195 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8196 </span>            :                 /* Note that on i915G/GM the pixel multiplier is in the sdvo
<span class="lineNum">    8197 </span>            :                  * port and will be fixed up in the encoder-&gt;get_config
<span class="lineNum">    8198 </span>            :                  * function. */
<span class="lineNum">    8199 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pixel_multiplier = 1;</span>
<span class="lineNum">    8200 </span>            :         }
<span class="lineNum">    8201 </span><span class="lineNoCov">          0 :         pipe_config-&gt;dpll_hw_state.dpll = I915_READ(DPLL(crtc-&gt;pipe));</span>
<span class="lineNum">    8202 </span><span class="lineNoCov">          0 :         if (!IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    8203 </span>            :                 /*
<span class="lineNum">    8204 </span>            :                  * DPLL_DVO_2X_MODE must be enabled for both DPLLs
<span class="lineNum">    8205 </span>            :                  * on 830. Filter it out here so that we don't
<span class="lineNum">    8206 </span>            :                  * report errors due to that.
<span class="lineNum">    8207 </span>            :                  */
<span class="lineNum">    8208 </span><span class="lineNoCov">          0 :                 if (IS_I830(dev))</span>
<span class="lineNum">    8209 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;dpll_hw_state.dpll &amp;= ~DPLL_DVO_2X_MODE;</span>
<span class="lineNum">    8210 </span>            : 
<span class="lineNum">    8211 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;dpll_hw_state.fp0 = I915_READ(FP0(crtc-&gt;pipe));</span>
<span class="lineNum">    8212 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;dpll_hw_state.fp1 = I915_READ(FP1(crtc-&gt;pipe));</span>
<span class="lineNum">    8213 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8214 </span>            :                 /* Mask out read-only status bits. */
<span class="lineNum">    8215 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;dpll_hw_state.dpll &amp;= ~(DPLL_LOCK_VLV |</span>
<span class="lineNum">    8216 </span>            :                                                      DPLL_PORTC_READY_MASK |
<span class="lineNum">    8217 </span>            :                                                      DPLL_PORTB_READY_MASK);
<span class="lineNum">    8218 </span>            :         }
<span class="lineNum">    8219 </span>            : 
<span class="lineNum">    8220 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    8221 </span><span class="lineNoCov">          0 :                 chv_crtc_clock_get(crtc, pipe_config);</span>
<span class="lineNum">    8222 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    8223 </span><span class="lineNoCov">          0 :                 vlv_crtc_clock_get(crtc, pipe_config);</span>
<span class="lineNum">    8224 </span>            :         else
<span class="lineNum">    8225 </span><span class="lineNoCov">          0 :                 i9xx_crtc_clock_get(crtc, pipe_config);</span>
<span class="lineNum">    8226 </span>            : 
<span class="lineNum">    8227 </span>            :         /*
<span class="lineNum">    8228 </span>            :          * Normally the dotclock is filled in by the encoder .get_config()
<span class="lineNum">    8229 </span>            :          * but in case the pipe is enabled w/o any ports we need a sane
<span class="lineNum">    8230 </span>            :          * default.
<span class="lineNum">    8231 </span>            :          */
<span class="lineNum">    8232 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_clock =</span>
<span class="lineNum">    8233 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;port_clock / pipe_config-&gt;pixel_multiplier;</span>
<span class="lineNum">    8234 </span>            : 
<span class="lineNum">    8235 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="8236"><span class="lineNum">    8236 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8237 </span>            : 
<span class="lineNum">    8238 </span><span class="lineNoCov">          0 : static void ironlake_init_pch_refclk(struct drm_device *dev)</span>
<span class="lineNum">    8239 </span>            : {
<span class="lineNum">    8240 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8241 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    8242 </span>            :         int i;
<span class="lineNum">    8243 </span>            :         u32 val, final;
<span class="lineNum">    8244 </span>            :         bool has_lvds = false;
<span class="lineNum">    8245 </span>            :         bool has_cpu_edp = false;
<span class="lineNum">    8246 </span>            :         bool has_panel = false;
<span class="lineNum">    8247 </span>            :         bool has_ck505 = false;
<span class="lineNum">    8248 </span>            :         bool can_ssc = false;
<span class="lineNum">    8249 </span>            :         bool using_ssc_source = false;
<span class="lineNum">    8250 </span>            : 
<span class="lineNum">    8251 </span>            :         /* We need to take the global config into account */
<span class="lineNum">    8252 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, encoder) {</span>
<span class="lineNum">    8253 </span><span class="lineNoCov">          0 :                 switch (encoder-&gt;type) {</span>
<span class="lineNum">    8254 </span>            :                 case INTEL_OUTPUT_LVDS:
<span class="lineNum">    8255 </span>            :                         has_panel = true;
<span class="lineNum">    8256 </span>            :                         has_lvds = true;
<span class="lineNum">    8257 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8258 </span>            :                 case INTEL_OUTPUT_EDP:
<span class="lineNum">    8259 </span>            :                         has_panel = true;
<span class="lineNum">    8260 </span><span class="lineNoCov">          0 :                         if (enc_to_dig_port(&amp;encoder-&gt;base)-&gt;port == PORT_A)</span>
<span class="lineNum">    8261 </span><span class="lineNoCov">          0 :                                 has_cpu_edp = true;</span>
<span class="lineNum">    8262 </span>            :                         break;
<span class="lineNum">    8263 </span>            :                 default:
<span class="lineNum">    8264 </span>            :                         break;
<span class="lineNum">    8265 </span>            :                 }
<span class="lineNum">    8266 </span>            :         }
<span class="lineNum">    8267 </span>            : 
<span class="lineNum">    8268 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev)) {</span>
<span class="lineNum">    8269 </span><span class="lineNoCov">          0 :                 has_ck505 = dev_priv-&gt;vbt.display_clock_mode;</span>
<span class="lineNum">    8270 </span>            :                 can_ssc = has_ck505;
<span class="lineNum">    8271 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8272 </span>            :                 has_ck505 = false;
<span class="lineNum">    8273 </span>            :                 can_ssc = true;
<span class="lineNum">    8274 </span>            :         }
<span class="lineNum">    8275 </span>            : 
<span class="lineNum">    8276 </span>            :         /* Check if any DPLLs are using the SSC source */
<span class="lineNum">    8277 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">    8278 </span><span class="lineNoCov">          0 :                 u32 temp = I915_READ(PCH_DPLL(i));</span>
<span class="lineNum">    8279 </span>            : 
<span class="lineNum">    8280 </span><span class="lineNoCov">          0 :                 if (!(temp &amp; DPLL_VCO_ENABLE))</span>
<span class="lineNum">    8281 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    8282 </span>            : 
<span class="lineNum">    8283 </span><span class="lineNoCov">          0 :                 if ((temp &amp; PLL_REF_INPUT_MASK) ==</span>
<span class="lineNum">    8284 </span>            :                     PLLB_REF_INPUT_SPREADSPECTRUMIN) {
<span class="lineNum">    8285 </span>            :                         using_ssc_source = true;
<span class="lineNum">    8286 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8287 </span>            :                 }
<span class="lineNum">    8288 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8289 </span>            : 
<span class="lineNum">    8290 </span>            :         DRM_DEBUG_KMS(&quot;has_panel %d has_lvds %d has_ck505 %d using_ssc_source %d\n&quot;,
<span class="lineNum">    8291 </span>            :                       has_panel, has_lvds, has_ck505, using_ssc_source);
<span class="lineNum">    8292 </span>            : 
<span class="lineNum">    8293 </span>            :         /* Ironlake: try to setup display ref clock before DPLL
<span class="lineNum">    8294 </span>            :          * enabling. This is only under driver's control after
<span class="lineNum">    8295 </span>            :          * PCH B stepping, previous chipset stepping should be
<span class="lineNum">    8296 </span>            :          * ignoring this setting.
<span class="lineNum">    8297 </span>            :          */
<span class="lineNum">    8298 </span><span class="lineNoCov">          0 :         val = I915_READ(PCH_DREF_CONTROL);</span>
<span class="lineNum">    8299 </span>            : 
<span class="lineNum">    8300 </span>            :         /* As we must carefully and slowly disable/enable each source in turn,
<span class="lineNum">    8301 </span>            :          * compute the final state we want first and check if we need to
<span class="lineNum">    8302 </span>            :          * make any changes at all.
<span class="lineNum">    8303 </span>            :          */
<span class="lineNum">    8304 </span>            :         final = val;
<span class="lineNum">    8305 </span><span class="lineNoCov">          0 :         final &amp;= ~DREF_NONSPREAD_SOURCE_MASK;</span>
<span class="lineNum">    8306 </span><span class="lineNoCov">          0 :         if (has_ck505)</span>
<span class="lineNum">    8307 </span><span class="lineNoCov">          0 :                 final |= DREF_NONSPREAD_CK505_ENABLE;</span>
<span class="lineNum">    8308 </span>            :         else
<span class="lineNum">    8309 </span><span class="lineNoCov">          0 :                 final |= DREF_NONSPREAD_SOURCE_ENABLE;</span>
<span class="lineNum">    8310 </span>            : 
<span class="lineNum">    8311 </span><span class="lineNoCov">          0 :         final &amp;= ~DREF_SSC_SOURCE_MASK;</span>
<span class="lineNum">    8312 </span><span class="lineNoCov">          0 :         final &amp;= ~DREF_CPU_SOURCE_OUTPUT_MASK;</span>
<span class="lineNum">    8313 </span><span class="lineNoCov">          0 :         final &amp;= ~DREF_SSC1_ENABLE;</span>
<span class="lineNum">    8314 </span>            : 
<span class="lineNum">    8315 </span><span class="lineNoCov">          0 :         if (has_panel) {</span>
<span class="lineNum">    8316 </span><span class="lineNoCov">          0 :                 final |= DREF_SSC_SOURCE_ENABLE;</span>
<span class="lineNum">    8317 </span>            : 
<span class="lineNum">    8318 </span><span class="lineNoCov">          0 :                 if (intel_panel_use_ssc(dev_priv) &amp;&amp; can_ssc)</span>
<span class="lineNum">    8319 </span><span class="lineNoCov">          0 :                         final |= DREF_SSC1_ENABLE;</span>
<span class="lineNum">    8320 </span>            : 
<span class="lineNum">    8321 </span><span class="lineNoCov">          0 :                 if (has_cpu_edp) {</span>
<span class="lineNum">    8322 </span><span class="lineNoCov">          0 :                         if (intel_panel_use_ssc(dev_priv) &amp;&amp; can_ssc)</span>
<span class="lineNum">    8323 </span><span class="lineNoCov">          0 :                                 final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;</span>
<span class="lineNum">    8324 </span>            :                         else
<span class="lineNum">    8325 </span><span class="lineNoCov">          0 :                                 final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;</span>
<span class="lineNum">    8326 </span>            :                 } else
<span class="lineNum">    8327 </span>            :                         final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
<span class="lineNum">    8328 </span><span class="lineNoCov">          0 :         } else if (using_ssc_source) {</span>
<span class="lineNum">    8329 </span><span class="lineNoCov">          0 :                 final |= DREF_SSC_SOURCE_ENABLE;</span>
<span class="lineNum">    8330 </span><span class="lineNoCov">          0 :                 final |= DREF_SSC1_ENABLE;</span>
<span class="lineNum">    8331 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8332 </span>            : 
<span class="lineNum">    8333 </span><span class="lineNoCov">          0 :         if (final == val)</span>
<span class="lineNum">    8334 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    8335 </span>            : 
<span class="lineNum">    8336 </span>            :         /* Always enable nonspread source */
<span class="lineNum">    8337 </span>            :         val &amp;= ~DREF_NONSPREAD_SOURCE_MASK;
<span class="lineNum">    8338 </span>            : 
<span class="lineNum">    8339 </span><span class="lineNoCov">          0 :         if (has_ck505)</span>
<span class="lineNum">    8340 </span><span class="lineNoCov">          0 :                 val |= DREF_NONSPREAD_CK505_ENABLE;</span>
<span class="lineNum">    8341 </span>            :         else
<span class="lineNum">    8342 </span><span class="lineNoCov">          0 :                 val |= DREF_NONSPREAD_SOURCE_ENABLE;</span>
<span class="lineNum">    8343 </span>            : 
<span class="lineNum">    8344 </span><span class="lineNoCov">          0 :         if (has_panel) {</span>
<span class="lineNum">    8345 </span><span class="lineNoCov">          0 :                 val &amp;= ~DREF_SSC_SOURCE_MASK;</span>
<span class="lineNum">    8346 </span><span class="lineNoCov">          0 :                 val |= DREF_SSC_SOURCE_ENABLE;</span>
<span class="lineNum">    8347 </span>            : 
<span class="lineNum">    8348 </span>            :                 /* SSC must be turned on before enabling the CPU output  */
<span class="lineNum">    8349 </span><span class="lineNoCov">          0 :                 if (intel_panel_use_ssc(dev_priv) &amp;&amp; can_ssc) {</span>
<span class="lineNum">    8350 </span>            :                         DRM_DEBUG_KMS(&quot;Using SSC on panel\n&quot;);
<span class="lineNum">    8351 </span><span class="lineNoCov">          0 :                         val |= DREF_SSC1_ENABLE;</span>
<span class="lineNum">    8352 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    8353 </span><span class="lineNoCov">          0 :                         val &amp;= ~DREF_SSC1_ENABLE;</span>
<span class="lineNum">    8354 </span>            : 
<span class="lineNum">    8355 </span>            :                 /* Get SSC going before enabling the outputs */
<span class="lineNum">    8356 </span><span class="lineNoCov">          0 :                 I915_WRITE(PCH_DREF_CONTROL, val);</span>
<span class="lineNum">    8357 </span><span class="lineNoCov">          0 :                 POSTING_READ(PCH_DREF_CONTROL);</span>
<span class="lineNum">    8358 </span><span class="lineNoCov">          0 :                 udelay(200);</span>
<span class="lineNum">    8359 </span>            : 
<span class="lineNum">    8360 </span><span class="lineNoCov">          0 :                 val &amp;= ~DREF_CPU_SOURCE_OUTPUT_MASK;</span>
<span class="lineNum">    8361 </span>            : 
<span class="lineNum">    8362 </span>            :                 /* Enable CPU source on CPU attached eDP */
<span class="lineNum">    8363 </span><span class="lineNoCov">          0 :                 if (has_cpu_edp) {</span>
<span class="lineNum">    8364 </span><span class="lineNoCov">          0 :                         if (intel_panel_use_ssc(dev_priv) &amp;&amp; can_ssc) {</span>
<span class="lineNum">    8365 </span>            :                                 DRM_DEBUG_KMS(&quot;Using SSC on eDP\n&quot;);
<span class="lineNum">    8366 </span><span class="lineNoCov">          0 :                                 val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;</span>
<span class="lineNum">    8367 </span><span class="lineNoCov">          0 :                         } else</span>
<span class="lineNum">    8368 </span><span class="lineNoCov">          0 :                                 val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;</span>
<span class="lineNum">    8369 </span>            :                 } else
<span class="lineNum">    8370 </span>            :                         val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
<span class="lineNum">    8371 </span>            : 
<span class="lineNum">    8372 </span><span class="lineNoCov">          0 :                 I915_WRITE(PCH_DREF_CONTROL, val);</span>
<span class="lineNum">    8373 </span><span class="lineNoCov">          0 :                 POSTING_READ(PCH_DREF_CONTROL);</span>
<span class="lineNum">    8374 </span><span class="lineNoCov">          0 :                 udelay(200);</span>
<span class="lineNum">    8375 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8376 </span>            :                 DRM_DEBUG_KMS(&quot;Disabling CPU source output\n&quot;);
<span class="lineNum">    8377 </span>            : 
<span class="lineNum">    8378 </span><span class="lineNoCov">          0 :                 val &amp;= ~DREF_CPU_SOURCE_OUTPUT_MASK;</span>
<span class="lineNum">    8379 </span>            : 
<span class="lineNum">    8380 </span>            :                 /* Turn off CPU output */
<span class="lineNum">    8381 </span>            :                 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
<span class="lineNum">    8382 </span>            : 
<span class="lineNum">    8383 </span><span class="lineNoCov">          0 :                 I915_WRITE(PCH_DREF_CONTROL, val);</span>
<span class="lineNum">    8384 </span><span class="lineNoCov">          0 :                 POSTING_READ(PCH_DREF_CONTROL);</span>
<span class="lineNum">    8385 </span><span class="lineNoCov">          0 :                 udelay(200);</span>
<span class="lineNum">    8386 </span>            : 
<span class="lineNum">    8387 </span><span class="lineNoCov">          0 :                 if (!using_ssc_source) {</span>
<span class="lineNum">    8388 </span>            :                         DRM_DEBUG_KMS(&quot;Disabling SSC source\n&quot;);
<span class="lineNum">    8389 </span>            : 
<span class="lineNum">    8390 </span>            :                         /* Turn off the SSC source */
<span class="lineNum">    8391 </span><span class="lineNoCov">          0 :                         val &amp;= ~DREF_SSC_SOURCE_MASK;</span>
<span class="lineNum">    8392 </span>            :                         val |= DREF_SSC_SOURCE_DISABLE;
<span class="lineNum">    8393 </span>            : 
<span class="lineNum">    8394 </span>            :                         /* Turn off SSC1 */
<span class="lineNum">    8395 </span><span class="lineNoCov">          0 :                         val &amp;= ~DREF_SSC1_ENABLE;</span>
<span class="lineNum">    8396 </span>            : 
<span class="lineNum">    8397 </span><span class="lineNoCov">          0 :                         I915_WRITE(PCH_DREF_CONTROL, val);</span>
<span class="lineNum">    8398 </span><span class="lineNoCov">          0 :                         POSTING_READ(PCH_DREF_CONTROL);</span>
<span class="lineNum">    8399 </span><span class="lineNoCov">          0 :                         udelay(200);</span>
<span class="lineNum">    8400 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    8401 </span>            :         }
<span class="lineNum">    8402 </span>            : 
<span class="lineNum">    8403 </span><span class="lineNoCov">          0 :         BUG_ON(val != final);</span>
<a name="8404"><span class="lineNum">    8404 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8405 </span>            : 
<span class="lineNum">    8406 </span><span class="lineNoCov">          0 : static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    8407 </span>            : {
<span class="lineNum">    8408 </span>            :         uint32_t tmp;
<span class="lineNum">    8409 </span>            : 
<span class="lineNum">    8410 </span><span class="lineNoCov">          0 :         tmp = I915_READ(SOUTH_CHICKEN2);</span>
<span class="lineNum">    8411 </span><span class="lineNoCov">          0 :         tmp |= FDI_MPHY_IOSFSB_RESET_CTL;</span>
<span class="lineNum">    8412 </span><span class="lineNoCov">          0 :         I915_WRITE(SOUTH_CHICKEN2, tmp);</span>
<span class="lineNum">    8413 </span>            : 
<span class="lineNum">    8414 </span><span class="lineNoCov">          0 :         if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) &amp;</span>
<span class="lineNum">    8415 </span>            :                                FDI_MPHY_IOSFSB_RESET_STATUS, 100))
<span class="lineNum">    8416 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;FDI mPHY reset assert timeout\n&quot;);</span>
<span class="lineNum">    8417 </span>            : 
<span class="lineNum">    8418 </span><span class="lineNoCov">          0 :         tmp = I915_READ(SOUTH_CHICKEN2);</span>
<span class="lineNum">    8419 </span><span class="lineNoCov">          0 :         tmp &amp;= ~FDI_MPHY_IOSFSB_RESET_CTL;</span>
<span class="lineNum">    8420 </span><span class="lineNoCov">          0 :         I915_WRITE(SOUTH_CHICKEN2, tmp);</span>
<span class="lineNum">    8421 </span>            : 
<span class="lineNum">    8422 </span><span class="lineNoCov">          0 :         if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) &amp;</span>
<span class="lineNum">    8423 </span>            :                                 FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100))
<span class="lineNum">    8424 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;FDI mPHY reset de-assert timeout\n&quot;);</span>
<span class="lineNum">    8425 </span><span class="lineNoCov">          0 : }</span>
<a name="8426"><span class="lineNum">    8426 </span>            : </a>
<span class="lineNum">    8427 </span>            : /* WaMPhyProgramming:hsw */
<span class="lineNum">    8428 </span><span class="lineNoCov">          0 : static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    8429 </span>            : {
<span class="lineNum">    8430 </span>            :         uint32_t tmp;
<span class="lineNum">    8431 </span>            : 
<span class="lineNum">    8432 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY);</span>
<span class="lineNum">    8433 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(0xFF &lt;&lt; 24);</span>
<span class="lineNum">    8434 </span><span class="lineNoCov">          0 :         tmp |= (0x12 &lt;&lt; 24);</span>
<span class="lineNum">    8435 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY);</span>
<span class="lineNum">    8436 </span>            : 
<span class="lineNum">    8437 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY);</span>
<span class="lineNum">    8438 </span><span class="lineNoCov">          0 :         tmp |= (1 &lt;&lt; 11);</span>
<span class="lineNum">    8439 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY);</span>
<span class="lineNum">    8440 </span>            : 
<span class="lineNum">    8441 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY);</span>
<span class="lineNum">    8442 </span><span class="lineNoCov">          0 :         tmp |= (1 &lt;&lt; 11);</span>
<span class="lineNum">    8443 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY);</span>
<span class="lineNum">    8444 </span>            : 
<span class="lineNum">    8445 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY);</span>
<span class="lineNum">    8446 </span><span class="lineNoCov">          0 :         tmp |= (1 &lt;&lt; 24) | (1 &lt;&lt; 21) | (1 &lt;&lt; 18);</span>
<span class="lineNum">    8447 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY);</span>
<span class="lineNum">    8448 </span>            : 
<span class="lineNum">    8449 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY);</span>
<span class="lineNum">    8450 </span><span class="lineNoCov">          0 :         tmp |= (1 &lt;&lt; 24) | (1 &lt;&lt; 21) | (1 &lt;&lt; 18);</span>
<span class="lineNum">    8451 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY);</span>
<span class="lineNum">    8452 </span>            : 
<span class="lineNum">    8453 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY);</span>
<span class="lineNum">    8454 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(7 &lt;&lt; 13);</span>
<span class="lineNum">    8455 </span><span class="lineNoCov">          0 :         tmp |= (5 &lt;&lt; 13);</span>
<span class="lineNum">    8456 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY);</span>
<span class="lineNum">    8457 </span>            : 
<span class="lineNum">    8458 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY);</span>
<span class="lineNum">    8459 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(7 &lt;&lt; 13);</span>
<span class="lineNum">    8460 </span><span class="lineNoCov">          0 :         tmp |= (5 &lt;&lt; 13);</span>
<span class="lineNum">    8461 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY);</span>
<span class="lineNum">    8462 </span>            : 
<span class="lineNum">    8463 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY);</span>
<span class="lineNum">    8464 </span><span class="lineNoCov">          0 :         tmp &amp;= ~0xFF;</span>
<span class="lineNum">    8465 </span><span class="lineNoCov">          0 :         tmp |= 0x1C;</span>
<span class="lineNum">    8466 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY);</span>
<span class="lineNum">    8467 </span>            : 
<span class="lineNum">    8468 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY);</span>
<span class="lineNum">    8469 </span><span class="lineNoCov">          0 :         tmp &amp;= ~0xFF;</span>
<span class="lineNum">    8470 </span><span class="lineNoCov">          0 :         tmp |= 0x1C;</span>
<span class="lineNum">    8471 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY);</span>
<span class="lineNum">    8472 </span>            : 
<span class="lineNum">    8473 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY);</span>
<span class="lineNum">    8474 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(0xFF &lt;&lt; 16);</span>
<span class="lineNum">    8475 </span><span class="lineNoCov">          0 :         tmp |= (0x1C &lt;&lt; 16);</span>
<span class="lineNum">    8476 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY);</span>
<span class="lineNum">    8477 </span>            : 
<span class="lineNum">    8478 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY);</span>
<span class="lineNum">    8479 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(0xFF &lt;&lt; 16);</span>
<span class="lineNum">    8480 </span><span class="lineNoCov">          0 :         tmp |= (0x1C &lt;&lt; 16);</span>
<span class="lineNum">    8481 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY);</span>
<span class="lineNum">    8482 </span>            : 
<span class="lineNum">    8483 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY);</span>
<span class="lineNum">    8484 </span><span class="lineNoCov">          0 :         tmp |= (1 &lt;&lt; 27);</span>
<span class="lineNum">    8485 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY);</span>
<span class="lineNum">    8486 </span>            : 
<span class="lineNum">    8487 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY);</span>
<span class="lineNum">    8488 </span><span class="lineNoCov">          0 :         tmp |= (1 &lt;&lt; 27);</span>
<span class="lineNum">    8489 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY);</span>
<span class="lineNum">    8490 </span>            : 
<span class="lineNum">    8491 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY);</span>
<span class="lineNum">    8492 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(0xF &lt;&lt; 28);</span>
<span class="lineNum">    8493 </span><span class="lineNoCov">          0 :         tmp |= (4 &lt;&lt; 28);</span>
<span class="lineNum">    8494 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY);</span>
<span class="lineNum">    8495 </span>            : 
<span class="lineNum">    8496 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY);</span>
<span class="lineNum">    8497 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(0xF &lt;&lt; 28);</span>
<span class="lineNum">    8498 </span><span class="lineNoCov">          0 :         tmp |= (4 &lt;&lt; 28);</span>
<span class="lineNum">    8499 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY);</span>
<span class="lineNum">    8500 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8501 </span>            : 
<span class="lineNum">    8502 </span>            : /* Implements 3 different sequences from BSpec chapter &quot;Display iCLK
<span class="lineNum">    8503 </span>            :  * Programming&quot; based on the parameters passed:
<span class="lineNum">    8504 </span>            :  * - Sequence to enable CLKOUT_DP
<span class="lineNum">    8505 </span>            :  * - Sequence to enable CLKOUT_DP without spread
<a name="8506"><span class="lineNum">    8506 </span>            :  * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O</a>
<span class="lineNum">    8507 </span>            :  */
<span class="lineNum">    8508 </span><span class="lineNoCov">          0 : static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread,</span>
<span class="lineNum">    8509 </span>            :                                  bool with_fdi)
<span class="lineNum">    8510 </span>            : {
<span class="lineNum">    8511 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8512 </span>            :         uint32_t reg, tmp;
<span class="lineNum">    8513 </span>            : 
<span class="lineNum">    8514 </span><span class="lineNoCov">          0 :         if (WARN(with_fdi &amp;&amp; !with_spread, &quot;FDI requires downspread\n&quot;))</span>
<span class="lineNum">    8515 </span><span class="lineNoCov">          0 :                 with_spread = true;</span>
<span class="lineNum">    8516 </span><span class="lineNoCov">          0 :         if (WARN(HAS_PCH_LPT_LP(dev) &amp;&amp; with_fdi, &quot;LP PCH doesn't have FDI\n&quot;))</span>
<span class="lineNum">    8517 </span><span class="lineNoCov">          0 :                 with_fdi = false;</span>
<span class="lineNum">    8518 </span>            : 
<span class="lineNum">    8519 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    8520 </span>            : 
<span class="lineNum">    8521 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);</span>
<span class="lineNum">    8522 </span><span class="lineNoCov">          0 :         tmp &amp;= ~SBI_SSCCTL_DISABLE;</span>
<span class="lineNum">    8523 </span><span class="lineNoCov">          0 :         tmp |= SBI_SSCCTL_PATHALT;</span>
<span class="lineNum">    8524 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);</span>
<span class="lineNum">    8525 </span>            : 
<span class="lineNum">    8526 </span><span class="lineNoCov">          0 :         udelay(24);</span>
<span class="lineNum">    8527 </span>            : 
<span class="lineNum">    8528 </span><span class="lineNoCov">          0 :         if (with_spread) {</span>
<span class="lineNum">    8529 </span><span class="lineNoCov">          0 :                 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);</span>
<span class="lineNum">    8530 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~SBI_SSCCTL_PATHALT;</span>
<span class="lineNum">    8531 </span><span class="lineNoCov">          0 :                 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);</span>
<span class="lineNum">    8532 </span>            : 
<span class="lineNum">    8533 </span><span class="lineNoCov">          0 :                 if (with_fdi) {</span>
<span class="lineNum">    8534 </span><span class="lineNoCov">          0 :                         lpt_reset_fdi_mphy(dev_priv);</span>
<span class="lineNum">    8535 </span><span class="lineNoCov">          0 :                         lpt_program_fdi_mphy(dev_priv);</span>
<span class="lineNum">    8536 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    8537 </span>            :         }
<span class="lineNum">    8538 </span>            : 
<span class="lineNum">    8539 </span><span class="lineNoCov">          0 :         reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0;</span>
<span class="lineNum">    8540 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);</span>
<span class="lineNum">    8541 </span><span class="lineNoCov">          0 :         tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE;</span>
<span class="lineNum">    8542 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);</span>
<span class="lineNum">    8543 </span>            : 
<span class="lineNum">    8544 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    8545 </span><span class="lineNoCov">          0 : }</span>
<a name="8546"><span class="lineNum">    8546 </span>            : </a>
<span class="lineNum">    8547 </span>            : /* Sequence to disable CLKOUT_DP */
<span class="lineNum">    8548 </span><span class="lineNoCov">          0 : static void lpt_disable_clkout_dp(struct drm_device *dev)</span>
<span class="lineNum">    8549 </span>            : {
<span class="lineNum">    8550 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8551 </span>            :         uint32_t reg, tmp;
<span class="lineNum">    8552 </span>            : 
<span class="lineNum">    8553 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    8554 </span>            : 
<span class="lineNum">    8555 </span><span class="lineNoCov">          0 :         reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0;</span>
<span class="lineNum">    8556 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);</span>
<span class="lineNum">    8557 </span><span class="lineNoCov">          0 :         tmp &amp;= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE;</span>
<span class="lineNum">    8558 </span><span class="lineNoCov">          0 :         intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);</span>
<span class="lineNum">    8559 </span>            : 
<span class="lineNum">    8560 </span><span class="lineNoCov">          0 :         tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);</span>
<span class="lineNum">    8561 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; SBI_SSCCTL_DISABLE)) {</span>
<span class="lineNum">    8562 </span><span class="lineNoCov">          0 :                 if (!(tmp &amp; SBI_SSCCTL_PATHALT)) {</span>
<span class="lineNum">    8563 </span><span class="lineNoCov">          0 :                         tmp |= SBI_SSCCTL_PATHALT;</span>
<span class="lineNum">    8564 </span><span class="lineNoCov">          0 :                         intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);</span>
<span class="lineNum">    8565 </span><span class="lineNoCov">          0 :                         udelay(32);</span>
<span class="lineNum">    8566 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    8567 </span><span class="lineNoCov">          0 :                 tmp |= SBI_SSCCTL_DISABLE;</span>
<span class="lineNum">    8568 </span><span class="lineNoCov">          0 :                 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);</span>
<span class="lineNum">    8569 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8570 </span>            : 
<span class="lineNum">    8571 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<a name="8572"><span class="lineNum">    8572 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8573 </span>            : 
<span class="lineNum">    8574 </span><span class="lineNoCov">          0 : static void lpt_init_pch_refclk(struct drm_device *dev)</span>
<span class="lineNum">    8575 </span>            : {
<span class="lineNum">    8576 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    8577 </span>            :         bool has_vga = false;
<span class="lineNum">    8578 </span>            : 
<span class="lineNum">    8579 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, encoder) {</span>
<span class="lineNum">    8580 </span><span class="lineNoCov">          0 :                 switch (encoder-&gt;type) {</span>
<span class="lineNum">    8581 </span>            :                 case INTEL_OUTPUT_ANALOG:
<span class="lineNum">    8582 </span>            :                         has_vga = true;
<span class="lineNum">    8583 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8584 </span>            :                 default:
<span class="lineNum">    8585 </span>            :                         break;
<span class="lineNum">    8586 </span>            :                 }
<span class="lineNum">    8587 </span>            :         }
<span class="lineNum">    8588 </span>            : 
<span class="lineNum">    8589 </span><span class="lineNoCov">          0 :         if (has_vga)</span>
<span class="lineNum">    8590 </span><span class="lineNoCov">          0 :                 lpt_enable_clkout_dp(dev, true, true);</span>
<span class="lineNum">    8591 </span>            :         else
<span class="lineNum">    8592 </span><span class="lineNoCov">          0 :                 lpt_disable_clkout_dp(dev);</span>
<span class="lineNum">    8593 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8594 </span>            : 
<span class="lineNum">    8595 </span>            : /*
<a name="8596"><span class="lineNum">    8596 </span>            :  * Initialize reference clocks when the driver loads</a>
<span class="lineNum">    8597 </span>            :  */
<span class="lineNum">    8598 </span><span class="lineNoCov">          0 : void intel_init_pch_refclk(struct drm_device *dev)</span>
<span class="lineNum">    8599 </span>            : {
<span class="lineNum">    8600 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))</span>
<span class="lineNum">    8601 </span><span class="lineNoCov">          0 :                 ironlake_init_pch_refclk(dev);</span>
<span class="lineNum">    8602 </span><span class="lineNoCov">          0 :         else if (HAS_PCH_LPT(dev))</span>
<span class="lineNum">    8603 </span><span class="lineNoCov">          0 :                 lpt_init_pch_refclk(dev);</span>
<a name="8604"><span class="lineNum">    8604 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8605 </span>            : 
<span class="lineNum">    8606 </span><span class="lineNoCov">          0 : static int ironlake_get_refclk(struct intel_crtc_state *crtc_state)</span>
<span class="lineNum">    8607 </span>            : {
<span class="lineNum">    8608 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc_state-&gt;base.crtc-&gt;dev;</span>
<span class="lineNum">    8609 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8610 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = crtc_state-&gt;base.state;</span>
<span class="lineNum">    8611 </span>            :         struct drm_connector *connector;
<span class="lineNum">    8612 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">    8613 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    8614 </span>            :         int num_connectors = 0, i;
<span class="lineNum">    8615 </span>            :         bool is_lvds = false;
<span class="lineNum">    8616 </span>            : 
<span class="lineNum">    8617 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">    8618 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != crtc_state-&gt;base.crtc)</span>
<span class="lineNum">    8619 </span>            :                         continue;
<span class="lineNum">    8620 </span>            : 
<span class="lineNum">    8621 </span><span class="lineNoCov">          0 :                 encoder = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">    8622 </span>            : 
<span class="lineNum">    8623 </span><span class="lineNoCov">          0 :                 switch (encoder-&gt;type) {</span>
<span class="lineNum">    8624 </span>            :                 case INTEL_OUTPUT_LVDS:
<span class="lineNum">    8625 </span>            :                         is_lvds = true;
<span class="lineNum">    8626 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8627 </span>            :                 default:
<span class="lineNum">    8628 </span>            :                         break;
<span class="lineNum">    8629 </span>            :                 }
<span class="lineNum">    8630 </span><span class="lineNoCov">          0 :                 num_connectors++;</span>
<span class="lineNum">    8631 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8632 </span>            : 
<span class="lineNum">    8633 </span><span class="lineNoCov">          0 :         if (is_lvds &amp;&amp; intel_panel_use_ssc(dev_priv) &amp;&amp; num_connectors &lt; 2) {</span>
<span class="lineNum">    8634 </span>            :                 DRM_DEBUG_KMS(&quot;using SSC reference clock of %d kHz\n&quot;,
<span class="lineNum">    8635 </span>            :                               dev_priv-&gt;vbt.lvds_ssc_freq);
<span class="lineNum">    8636 </span><span class="lineNoCov">          0 :                 return dev_priv-&gt;vbt.lvds_ssc_freq;</span>
<span class="lineNum">    8637 </span>            :         }
<span class="lineNum">    8638 </span>            : 
<span class="lineNum">    8639 </span><span class="lineNoCov">          0 :         return 120000;</span>
<a name="8640"><span class="lineNum">    8640 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8641 </span>            : 
<span class="lineNum">    8642 </span><span class="lineNoCov">          0 : static void ironlake_set_pipeconf(struct drm_crtc *crtc)</span>
<span class="lineNum">    8643 </span>            : {
<span class="lineNum">    8644 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    8645 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    8646 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    8647 </span>            :         uint32_t val;
<span class="lineNum">    8648 </span>            : 
<span class="lineNum">    8649 </span>            :         val = 0;
<span class="lineNum">    8650 </span>            : 
<span class="lineNum">    8651 </span><span class="lineNoCov">          0 :         switch (intel_crtc-&gt;config-&gt;pipe_bpp) {</span>
<span class="lineNum">    8652 </span>            :         case 18:
<span class="lineNum">    8653 </span>            :                 val |= PIPECONF_6BPC;
<span class="lineNum">    8654 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8655 </span>            :         case 24:
<span class="lineNum">    8656 </span>            :                 val |= PIPECONF_8BPC;
<span class="lineNum">    8657 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8658 </span>            :         case 30:
<span class="lineNum">    8659 </span>            :                 val |= PIPECONF_10BPC;
<span class="lineNum">    8660 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8661 </span>            :         case 36:
<span class="lineNum">    8662 </span>            :                 val |= PIPECONF_12BPC;
<span class="lineNum">    8663 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8664 </span>            :         default:
<span class="lineNum">    8665 </span>            :                 /* Case prevented by intel_choose_pipe_bpp_dither. */
<span class="lineNum">    8666 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">    8667 </span>            :         }
<span class="lineNum">    8668 </span>            : 
<span class="lineNum">    8669 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;dither)</span>
<span class="lineNum">    8670 </span><span class="lineNoCov">          0 :                 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);</span>
<span class="lineNum">    8671 </span>            : 
<span class="lineNum">    8672 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;base.adjusted_mode.flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">    8673 </span><span class="lineNoCov">          0 :                 val |= PIPECONF_INTERLACED_ILK;</span>
<span class="lineNum">    8674 </span>            :         else
<span class="lineNum">    8675 </span>            :                 val |= PIPECONF_PROGRESSIVE;
<span class="lineNum">    8676 </span>            : 
<span class="lineNum">    8677 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;limited_color_range)</span>
<span class="lineNum">    8678 </span><span class="lineNoCov">          0 :                 val |= PIPECONF_COLOR_RANGE_SELECT;</span>
<span class="lineNum">    8679 </span>            : 
<span class="lineNum">    8680 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPECONF(pipe), val);</span>
<span class="lineNum">    8681 </span><span class="lineNoCov">          0 :         POSTING_READ(PIPECONF(pipe));</span>
<span class="lineNum">    8682 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8683 </span>            : 
<span class="lineNum">    8684 </span>            : /*
<span class="lineNum">    8685 </span>            :  * Set up the pipe CSC unit.
<span class="lineNum">    8686 </span>            :  *
<span class="lineNum">    8687 </span>            :  * Currently only full range RGB to limited range RGB conversion
<span class="lineNum">    8688 </span>            :  * is supported, but eventually this should handle various
<a name="8689"><span class="lineNum">    8689 </span>            :  * RGB&lt;-&gt;YCbCr scenarios as well.</a>
<span class="lineNum">    8690 </span>            :  */
<span class="lineNum">    8691 </span><span class="lineNoCov">          0 : static void intel_set_pipe_csc(struct drm_crtc *crtc)</span>
<span class="lineNum">    8692 </span>            : {
<span class="lineNum">    8693 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    8694 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8695 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    8696 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    8697 </span>            :         uint16_t coeff = 0x7800; /* 1.0 */
<span class="lineNum">    8698 </span>            : 
<span class="lineNum">    8699 </span>            :         /*
<span class="lineNum">    8700 </span>            :          * TODO: Check what kind of values actually come out of the pipe
<span class="lineNum">    8701 </span>            :          * with these coeff/postoff values and adjust to get the best
<span class="lineNum">    8702 </span>            :          * accuracy. Perhaps we even need to take the bpc value into
<span class="lineNum">    8703 </span>            :          * consideration.
<span class="lineNum">    8704 </span>            :          */
<span class="lineNum">    8705 </span>            : 
<span class="lineNum">    8706 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;limited_color_range)</span>
<span class="lineNum">    8707 </span>            :                 coeff = ((235 - 16) * (1 &lt;&lt; 12) / 255) &amp; 0xff8; /* 0.xxx... */
<span class="lineNum">    8708 </span>            : 
<span class="lineNum">    8709 </span>            :         /*
<span class="lineNum">    8710 </span>            :          * GY/GU and RY/RU should be the other way around according
<span class="lineNum">    8711 </span>            :          * to BSpec, but reality doesn't agree. Just set them up in
<span class="lineNum">    8712 </span>            :          * a way that results in the correct picture.
<span class="lineNum">    8713 </span>            :          */
<span class="lineNum">    8714 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff &lt;&lt; 16);</span>
<span class="lineNum">    8715 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0);</span>
<span class="lineNum">    8716 </span>            : 
<span class="lineNum">    8717 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff);</span>
<span class="lineNum">    8718 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0);</span>
<span class="lineNum">    8719 </span>            : 
<span class="lineNum">    8720 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0);</span>
<span class="lineNum">    8721 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff &lt;&lt; 16);</span>
<span class="lineNum">    8722 </span>            : 
<span class="lineNum">    8723 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0);</span>
<span class="lineNum">    8724 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0);</span>
<span class="lineNum">    8725 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0);</span>
<span class="lineNum">    8726 </span>            : 
<span class="lineNum">    8727 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt; 6) {</span>
<span class="lineNum">    8728 </span>            :                 uint16_t postoff = 0;
<span class="lineNum">    8729 </span>            : 
<span class="lineNum">    8730 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;config-&gt;limited_color_range)</span>
<span class="lineNum">    8731 </span>            :                         postoff = (16 * (1 &lt;&lt; 12) / 255) &amp; 0x1fff;
<span class="lineNum">    8732 </span>            : 
<span class="lineNum">    8733 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff);</span>
<span class="lineNum">    8734 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff);</span>
<span class="lineNum">    8735 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff);</span>
<span class="lineNum">    8736 </span>            : 
<span class="lineNum">    8737 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_CSC_MODE(pipe), 0);</span>
<span class="lineNum">    8738 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8739 </span>            :                 uint32_t mode = CSC_MODE_YUV_TO_RGB;
<span class="lineNum">    8740 </span>            : 
<span class="lineNum">    8741 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;config-&gt;limited_color_range)</span>
<span class="lineNum">    8742 </span><span class="lineNoCov">          0 :                         mode |= CSC_BLACK_SCREEN_OFFSET;</span>
<span class="lineNum">    8743 </span>            : 
<span class="lineNum">    8744 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_CSC_MODE(pipe), mode);</span>
<span class="lineNum">    8745 </span>            :         }
<a name="8746"><span class="lineNum">    8746 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8747 </span>            : 
<span class="lineNum">    8748 </span><span class="lineNoCov">          0 : static void haswell_set_pipeconf(struct drm_crtc *crtc)</span>
<span class="lineNum">    8749 </span>            : {
<span class="lineNum">    8750 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    8751 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8752 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    8753 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    8754 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    8755 </span>            :         uint32_t val;
<span class="lineNum">    8756 </span>            : 
<span class="lineNum">    8757 </span>            :         val = 0;
<span class="lineNum">    8758 </span>            : 
<span class="lineNum">    8759 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) &amp;&amp; intel_crtc-&gt;config-&gt;dither)</span>
<span class="lineNum">    8760 </span><span class="lineNoCov">          0 :                 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);</span>
<span class="lineNum">    8761 </span>            : 
<span class="lineNum">    8762 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;base.adjusted_mode.flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">    8763 </span><span class="lineNoCov">          0 :                 val |= PIPECONF_INTERLACED_ILK;</span>
<span class="lineNum">    8764 </span>            :         else
<span class="lineNum">    8765 </span>            :                 val |= PIPECONF_PROGRESSIVE;
<span class="lineNum">    8766 </span>            : 
<span class="lineNum">    8767 </span><span class="lineNoCov">          0 :         I915_WRITE(PIPECONF(cpu_transcoder), val);</span>
<span class="lineNum">    8768 </span><span class="lineNoCov">          0 :         POSTING_READ(PIPECONF(cpu_transcoder));</span>
<span class="lineNum">    8769 </span>            : 
<span class="lineNum">    8770 </span><span class="lineNoCov">          0 :         I915_WRITE(GAMMA_MODE(intel_crtc-&gt;pipe), GAMMA_MODE_MODE_8BIT);</span>
<span class="lineNum">    8771 </span><span class="lineNoCov">          0 :         POSTING_READ(GAMMA_MODE(intel_crtc-&gt;pipe));</span>
<span class="lineNum">    8772 </span>            : 
<span class="lineNum">    8773 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev) || INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    8774 </span>            :                 val = 0;
<span class="lineNum">    8775 </span>            : 
<span class="lineNum">    8776 </span><span class="lineNoCov">          0 :                 switch (intel_crtc-&gt;config-&gt;pipe_bpp) {</span>
<span class="lineNum">    8777 </span>            :                 case 18:
<span class="lineNum">    8778 </span>            :                         val |= PIPEMISC_DITHER_6_BPC;
<span class="lineNum">    8779 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8780 </span>            :                 case 24:
<span class="lineNum">    8781 </span>            :                         val |= PIPEMISC_DITHER_8_BPC;
<span class="lineNum">    8782 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8783 </span>            :                 case 30:
<span class="lineNum">    8784 </span>            :                         val |= PIPEMISC_DITHER_10_BPC;
<span class="lineNum">    8785 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8786 </span>            :                 case 36:
<span class="lineNum">    8787 </span>            :                         val |= PIPEMISC_DITHER_12_BPC;
<span class="lineNum">    8788 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8789 </span>            :                 default:
<span class="lineNum">    8790 </span>            :                         /* Case prevented by pipe_config_set_bpp. */
<span class="lineNum">    8791 </span><span class="lineNoCov">          0 :                         BUG();</span>
<span class="lineNum">    8792 </span>            :                 }
<span class="lineNum">    8793 </span>            : 
<span class="lineNum">    8794 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;config-&gt;dither)</span>
<span class="lineNum">    8795 </span><span class="lineNoCov">          0 :                         val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP;</span>
<span class="lineNum">    8796 </span>            : 
<span class="lineNum">    8797 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPEMISC(pipe), val);</span>
<span class="lineNum">    8798 </span><span class="lineNoCov">          0 :         }</span>
<a name="8799"><span class="lineNum">    8799 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8800 </span>            : 
<span class="lineNum">    8801 </span><span class="lineNoCov">          0 : static bool ironlake_compute_clocks(struct drm_crtc *crtc,</span>
<span class="lineNum">    8802 </span>            :                                     struct intel_crtc_state *crtc_state,
<span class="lineNum">    8803 </span>            :                                     intel_clock_t *clock,
<span class="lineNum">    8804 </span>            :                                     bool *has_reduced_clock,
<span class="lineNum">    8805 </span>            :                                     intel_clock_t *reduced_clock)
<span class="lineNum">    8806 </span>            : {
<span class="lineNum">    8807 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    8808 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8809 </span>            :         int refclk;
<span class="lineNum">    8810 </span>            :         const intel_limit_t *limit;
<span class="lineNum">    8811 </span>            :         bool ret;
<span class="lineNum">    8812 </span>            : 
<span class="lineNum">    8813 </span><span class="lineNoCov">          0 :         refclk = ironlake_get_refclk(crtc_state);</span>
<span class="lineNum">    8814 </span>            : 
<span class="lineNum">    8815 </span>            :         /*
<span class="lineNum">    8816 </span>            :          * Returns a set of divisors for the desired target clock with the given
<span class="lineNum">    8817 </span>            :          * refclk, or FALSE.  The returned values represent the clock equation:
<span class="lineNum">    8818 </span>            :          * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
<span class="lineNum">    8819 </span>            :          */
<span class="lineNum">    8820 </span><span class="lineNoCov">          0 :         limit = intel_limit(crtc_state, refclk);</span>
<span class="lineNum">    8821 </span><span class="lineNoCov">          0 :         ret = dev_priv-&gt;display.find_dpll(limit, crtc_state,</span>
<span class="lineNum">    8822 </span><span class="lineNoCov">          0 :                                           crtc_state-&gt;port_clock,</span>
<span class="lineNum">    8823 </span>            :                                           refclk, NULL, clock);
<span class="lineNum">    8824 </span><span class="lineNoCov">          0 :         if (!ret)</span>
<span class="lineNum">    8825 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    8826 </span>            : 
<span class="lineNum">    8827 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="8828"><span class="lineNum">    8828 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    8829 </span>            : 
<span class="lineNum">    8830 </span><span class="lineNoCov">          0 : int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp)</span>
<span class="lineNum">    8831 </span>            : {
<span class="lineNum">    8832 </span>            :         /*
<span class="lineNum">    8833 </span>            :          * Account for spread spectrum to avoid
<span class="lineNum">    8834 </span>            :          * oversubscribing the link. Max center spread
<span class="lineNum">    8835 </span>            :          * is 2.5%; use 5% for safety's sake.
<span class="lineNum">    8836 </span>            :          */
<span class="lineNum">    8837 </span><span class="lineNoCov">          0 :         u32 bps = target_clock * bpp * 21 / 20;</span>
<span class="lineNum">    8838 </span><span class="lineNoCov">          0 :         return DIV_ROUND_UP(bps, link_bw * 8);</span>
<a name="8839"><span class="lineNum">    8839 </span>            : }</a>
<span class="lineNum">    8840 </span>            : 
<span class="lineNum">    8841 </span><span class="lineNoCov">          0 : static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor)</span>
<span class="lineNum">    8842 </span>            : {
<span class="lineNum">    8843 </span><span class="lineNoCov">          0 :         return i9xx_dpll_compute_m(dpll) &lt; factor * dpll-&gt;n;</span>
<a name="8844"><span class="lineNum">    8844 </span>            : }</a>
<span class="lineNum">    8845 </span>            : 
<span class="lineNum">    8846 </span><span class="lineNoCov">          0 : static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    8847 </span>            :                                       struct intel_crtc_state *crtc_state,
<span class="lineNum">    8848 </span>            :                                       u32 *fp,
<span class="lineNum">    8849 </span>            :                                       intel_clock_t *reduced_clock, u32 *fp2)
<span class="lineNum">    8850 </span>            : {
<span class="lineNum">    8851 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = &amp;intel_crtc-&gt;base;</span>
<span class="lineNum">    8852 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    8853 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    8854 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = crtc_state-&gt;base.state;</span>
<span class="lineNum">    8855 </span>            :         struct drm_connector *connector;
<span class="lineNum">    8856 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">    8857 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">    8858 </span>            :         uint32_t dpll;
<span class="lineNum">    8859 </span>            :         int factor, num_connectors = 0, i;
<span class="lineNum">    8860 </span>            :         bool is_lvds = false, is_sdvo = false;
<span class="lineNum">    8861 </span>            : 
<span class="lineNum">    8862 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">    8863 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != crtc_state-&gt;base.crtc)</span>
<span class="lineNum">    8864 </span>            :                         continue;
<span class="lineNum">    8865 </span>            : 
<span class="lineNum">    8866 </span><span class="lineNoCov">          0 :                 encoder = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">    8867 </span>            : 
<span class="lineNum">    8868 </span><span class="lineNoCov">          0 :                 switch (encoder-&gt;type) {</span>
<span class="lineNum">    8869 </span>            :                 case INTEL_OUTPUT_LVDS:
<span class="lineNum">    8870 </span>            :                         is_lvds = true;
<span class="lineNum">    8871 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8872 </span>            :                 case INTEL_OUTPUT_SDVO:
<span class="lineNum">    8873 </span>            :                 case INTEL_OUTPUT_HDMI:
<span class="lineNum">    8874 </span>            :                         is_sdvo = true;
<span class="lineNum">    8875 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8876 </span>            :                 default:
<span class="lineNum">    8877 </span>            :                         break;
<span class="lineNum">    8878 </span>            :                 }
<span class="lineNum">    8879 </span>            : 
<span class="lineNum">    8880 </span><span class="lineNoCov">          0 :                 num_connectors++;</span>
<span class="lineNum">    8881 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8882 </span>            : 
<span class="lineNum">    8883 </span>            :         /* Enable autotuning of the PLL clock (if permissible) */
<span class="lineNum">    8884 </span>            :         factor = 21;
<span class="lineNum">    8885 </span><span class="lineNoCov">          0 :         if (is_lvds) {</span>
<span class="lineNum">    8886 </span><span class="lineNoCov">          0 :                 if ((intel_panel_use_ssc(dev_priv) &amp;&amp;</span>
<span class="lineNum">    8887 </span><span class="lineNoCov">          0 :                      dev_priv-&gt;vbt.lvds_ssc_freq == 100000) ||</span>
<span class="lineNum">    8888 </span><span class="lineNoCov">          0 :                     (HAS_PCH_IBX(dev) &amp;&amp; intel_is_dual_link_lvds(dev)))</span>
<span class="lineNum">    8889 </span><span class="lineNoCov">          0 :                         factor = 25;</span>
<span class="lineNum">    8890 </span><span class="lineNoCov">          0 :         } else if (crtc_state-&gt;sdvo_tv_clock)</span>
<span class="lineNum">    8891 </span><span class="lineNoCov">          0 :                 factor = 20;</span>
<span class="lineNum">    8892 </span>            : 
<span class="lineNum">    8893 </span><span class="lineNoCov">          0 :         if (ironlake_needs_fb_cb_tune(&amp;crtc_state-&gt;dpll, factor))</span>
<span class="lineNum">    8894 </span><span class="lineNoCov">          0 :                 *fp |= FP_CB_TUNE;</span>
<span class="lineNum">    8895 </span>            : 
<span class="lineNum">    8896 </span><span class="lineNoCov">          0 :         if (fp2 &amp;&amp; (reduced_clock-&gt;m &lt; factor * reduced_clock-&gt;n))</span>
<span class="lineNum">    8897 </span><span class="lineNoCov">          0 :                 *fp2 |= FP_CB_TUNE;</span>
<span class="lineNum">    8898 </span>            : 
<span class="lineNum">    8899 </span>            :         dpll = 0;
<span class="lineNum">    8900 </span>            : 
<span class="lineNum">    8901 </span><span class="lineNoCov">          0 :         if (is_lvds)</span>
<span class="lineNum">    8902 </span><span class="lineNoCov">          0 :                 dpll |= DPLLB_MODE_LVDS;</span>
<span class="lineNum">    8903 </span>            :         else
<span class="lineNum">    8904 </span>            :                 dpll |= DPLLB_MODE_DAC_SERIAL;
<span class="lineNum">    8905 </span>            : 
<span class="lineNum">    8906 </span><span class="lineNoCov">          0 :         dpll |= (crtc_state-&gt;pixel_multiplier - 1)</span>
<span class="lineNum">    8907 </span><span class="lineNoCov">          0 :                 &lt;&lt; PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;</span>
<span class="lineNum">    8908 </span>            : 
<span class="lineNum">    8909 </span><span class="lineNoCov">          0 :         if (is_sdvo)</span>
<span class="lineNum">    8910 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_SDVO_HIGH_SPEED;</span>
<span class="lineNum">    8911 </span><span class="lineNoCov">          0 :         if (crtc_state-&gt;has_dp_encoder)</span>
<span class="lineNum">    8912 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_SDVO_HIGH_SPEED;</span>
<span class="lineNum">    8913 </span>            : 
<span class="lineNum">    8914 </span>            :         /* compute bitmask from p1 value */
<span class="lineNum">    8915 </span><span class="lineNoCov">          0 :         dpll |= (1 &lt;&lt; (crtc_state-&gt;dpll.p1 - 1)) &lt;&lt; DPLL_FPA01_P1_POST_DIV_SHIFT;</span>
<span class="lineNum">    8916 </span>            :         /* also FPA1 */
<span class="lineNum">    8917 </span><span class="lineNoCov">          0 :         dpll |= (1 &lt;&lt; (crtc_state-&gt;dpll.p1 - 1)) &lt;&lt; DPLL_FPA1_P1_POST_DIV_SHIFT;</span>
<span class="lineNum">    8918 </span>            : 
<span class="lineNum">    8919 </span><span class="lineNoCov">          0 :         switch (crtc_state-&gt;dpll.p2) {</span>
<span class="lineNum">    8920 </span>            :         case 5:
<span class="lineNum">    8921 </span><span class="lineNoCov">          0 :                 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;</span>
<span class="lineNum">    8922 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8923 </span>            :         case 7:
<span class="lineNum">    8924 </span><span class="lineNoCov">          0 :                 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;</span>
<span class="lineNum">    8925 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8926 </span>            :         case 10:
<span class="lineNum">    8927 </span>            :                 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
<span class="lineNum">    8928 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8929 </span>            :         case 14:
<span class="lineNum">    8930 </span>            :                 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
<span class="lineNum">    8931 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8932 </span>            :         }
<span class="lineNum">    8933 </span>            : 
<span class="lineNum">    8934 </span><span class="lineNoCov">          0 :         if (is_lvds &amp;&amp; intel_panel_use_ssc(dev_priv) &amp;&amp; num_connectors &lt; 2)</span>
<span class="lineNum">    8935 </span><span class="lineNoCov">          0 :                 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;</span>
<span class="lineNum">    8936 </span>            :         else
<span class="lineNum">    8937 </span>            :                 dpll |= PLL_REF_INPUT_DREFCLK;
<span class="lineNum">    8938 </span>            : 
<span class="lineNum">    8939 </span><span class="lineNoCov">          0 :         return dpll | DPLL_VCO_ENABLE;</span>
<a name="8940"><span class="lineNum">    8940 </span>            : }</a>
<span class="lineNum">    8941 </span>            : 
<span class="lineNum">    8942 </span><span class="lineNoCov">          0 : static int ironlake_crtc_compute_clock(struct intel_crtc *crtc,</span>
<span class="lineNum">    8943 </span>            :                                        struct intel_crtc_state *crtc_state)
<span class="lineNum">    8944 </span>            : {
<span class="lineNum">    8945 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    8946 </span><span class="lineNoCov">          0 :         intel_clock_t clock, reduced_clock;</span>
<span class="lineNum">    8947 </span><span class="lineNoCov">          0 :         u32 dpll = 0, fp = 0, fp2 = 0;</span>
<span class="lineNum">    8948 </span><span class="lineNoCov">          0 :         bool ok, has_reduced_clock = false;</span>
<span class="lineNum">    8949 </span>            :         bool is_lvds = false;
<span class="lineNum">    8950 </span>            :         struct intel_shared_dpll *pll;
<span class="lineNum">    8951 </span>            : 
<span class="lineNum">    8952 </span><span class="lineNoCov">          0 :         memset(&amp;crtc_state-&gt;dpll_hw_state, 0,</span>
<span class="lineNum">    8953 </span>            :                sizeof(crtc_state-&gt;dpll_hw_state));
<span class="lineNum">    8954 </span>            : 
<span class="lineNum">    8955 </span><span class="lineNoCov">          0 :         is_lvds = intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS);</span>
<span class="lineNum">    8956 </span>            : 
<span class="lineNum">    8957 </span><span class="lineNoCov">          0 :         WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),</span>
<span class="lineNum">    8958 </span>            :              &quot;Unexpected PCH type %d\n&quot;, INTEL_PCH_TYPE(dev));
<span class="lineNum">    8959 </span>            : 
<span class="lineNum">    8960 </span><span class="lineNoCov">          0 :         ok = ironlake_compute_clocks(&amp;crtc-&gt;base, crtc_state, &amp;clock,</span>
<span class="lineNum">    8961 </span>            :                                      &amp;has_reduced_clock, &amp;reduced_clock);
<span class="lineNum">    8962 </span><span class="lineNoCov">          0 :         if (!ok &amp;&amp; !crtc_state-&gt;clock_set) {</span>
<span class="lineNum">    8963 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Couldn't find PLL settings for mode!\n&quot;);</span>
<span class="lineNum">    8964 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    8965 </span>            :         }
<span class="lineNum">    8966 </span>            :         /* Compat-code for transition, will disappear. */
<span class="lineNum">    8967 </span><span class="lineNoCov">          0 :         if (!crtc_state-&gt;clock_set) {</span>
<span class="lineNum">    8968 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.n = clock.n;</span>
<span class="lineNum">    8969 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.m1 = clock.m1;</span>
<span class="lineNum">    8970 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.m2 = clock.m2;</span>
<span class="lineNum">    8971 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.p1 = clock.p1;</span>
<span class="lineNum">    8972 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll.p2 = clock.p2;</span>
<span class="lineNum">    8973 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8974 </span>            : 
<span class="lineNum">    8975 </span>            :         /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
<span class="lineNum">    8976 </span><span class="lineNoCov">          0 :         if (crtc_state-&gt;has_pch_encoder) {</span>
<span class="lineNum">    8977 </span><span class="lineNoCov">          0 :                 fp = i9xx_dpll_compute_fp(&amp;crtc_state-&gt;dpll);</span>
<span class="lineNum">    8978 </span><span class="lineNoCov">          0 :                 if (has_reduced_clock)</span>
<span class="lineNum">    8979 </span><span class="lineNoCov">          0 :                         fp2 = i9xx_dpll_compute_fp(&amp;reduced_clock);</span>
<span class="lineNum">    8980 </span>            : 
<span class="lineNum">    8981 </span><span class="lineNoCov">          0 :                 dpll = ironlake_compute_dpll(crtc, crtc_state,</span>
<span class="lineNum">    8982 </span>            :                                              &amp;fp, &amp;reduced_clock,
<span class="lineNum">    8983 </span><span class="lineNoCov">          0 :                                              has_reduced_clock ? &amp;fp2 : NULL);</span>
<span class="lineNum">    8984 </span>            : 
<span class="lineNum">    8985 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll_hw_state.dpll = dpll;</span>
<span class="lineNum">    8986 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll_hw_state.fp0 = fp;</span>
<span class="lineNum">    8987 </span><span class="lineNoCov">          0 :                 if (has_reduced_clock)</span>
<span class="lineNum">    8988 </span><span class="lineNoCov">          0 :                         crtc_state-&gt;dpll_hw_state.fp1 = fp2;</span>
<span class="lineNum">    8989 </span>            :                 else
<span class="lineNum">    8990 </span><span class="lineNoCov">          0 :                         crtc_state-&gt;dpll_hw_state.fp1 = fp;</span>
<span class="lineNum">    8991 </span>            : 
<span class="lineNum">    8992 </span><span class="lineNoCov">          0 :                 pll = intel_get_shared_dpll(crtc, crtc_state);</span>
<span class="lineNum">    8993 </span><span class="lineNoCov">          0 :                 if (pll == NULL) {</span>
<span class="lineNum">    8994 </span>            :                         DRM_DEBUG_DRIVER(&quot;failed to find PLL for pipe %c\n&quot;,
<span class="lineNum">    8995 </span>            :                                          pipe_name(crtc-&gt;pipe));
<span class="lineNum">    8996 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    8997 </span>            :                 }
<span class="lineNum">    8998 </span>            :         }
<span class="lineNum">    8999 </span>            : 
<span class="lineNum">    9000 </span><span class="lineNoCov">          0 :         if (is_lvds &amp;&amp; has_reduced_clock)</span>
<span class="lineNum">    9001 </span><span class="lineNoCov">          0 :                 crtc-&gt;lowfreq_avail = true;</span>
<span class="lineNum">    9002 </span>            :         else
<span class="lineNum">    9003 </span><span class="lineNoCov">          0 :                 crtc-&gt;lowfreq_avail = false;</span>
<span class="lineNum">    9004 </span>            : 
<span class="lineNum">    9005 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="9006"><span class="lineNum">    9006 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9007 </span>            : 
<span class="lineNum">    9008 </span><span class="lineNoCov">          0 : static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc,</span>
<span class="lineNum">    9009 </span>            :                                          struct intel_link_m_n *m_n)
<span class="lineNum">    9010 </span>            : {
<span class="lineNum">    9011 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9012 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9013 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    9014 </span>            : 
<span class="lineNum">    9015 </span><span class="lineNoCov">          0 :         m_n-&gt;link_m = I915_READ(PCH_TRANS_LINK_M1(pipe));</span>
<span class="lineNum">    9016 </span><span class="lineNoCov">          0 :         m_n-&gt;link_n = I915_READ(PCH_TRANS_LINK_N1(pipe));</span>
<span class="lineNum">    9017 </span><span class="lineNoCov">          0 :         m_n-&gt;gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe))</span>
<span class="lineNum">    9018 </span><span class="lineNoCov">          0 :                 &amp; ~TU_SIZE_MASK;</span>
<span class="lineNum">    9019 </span><span class="lineNoCov">          0 :         m_n-&gt;gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe));</span>
<span class="lineNum">    9020 </span><span class="lineNoCov">          0 :         m_n-&gt;tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe))</span>
<span class="lineNum">    9021 </span><span class="lineNoCov">          0 :                     &amp; TU_SIZE_MASK) &gt;&gt; TU_SIZE_SHIFT) + 1;</span>
<a name="9022"><span class="lineNum">    9022 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9023 </span>            : 
<span class="lineNum">    9024 </span><span class="lineNoCov">          0 : static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc,</span>
<span class="lineNum">    9025 </span>            :                                          enum transcoder transcoder,
<span class="lineNum">    9026 </span>            :                                          struct intel_link_m_n *m_n,
<span class="lineNum">    9027 </span>            :                                          struct intel_link_m_n *m2_n2)
<span class="lineNum">    9028 </span>            : {
<span class="lineNum">    9029 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9030 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9031 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    9032 </span>            : 
<span class="lineNum">    9033 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">    9034 </span><span class="lineNoCov">          0 :                 m_n-&gt;link_m = I915_READ(PIPE_LINK_M1(transcoder));</span>
<span class="lineNum">    9035 </span><span class="lineNoCov">          0 :                 m_n-&gt;link_n = I915_READ(PIPE_LINK_N1(transcoder));</span>
<span class="lineNum">    9036 </span><span class="lineNoCov">          0 :                 m_n-&gt;gmch_m = I915_READ(PIPE_DATA_M1(transcoder))</span>
<span class="lineNum">    9037 </span><span class="lineNoCov">          0 :                         &amp; ~TU_SIZE_MASK;</span>
<span class="lineNum">    9038 </span><span class="lineNoCov">          0 :                 m_n-&gt;gmch_n = I915_READ(PIPE_DATA_N1(transcoder));</span>
<span class="lineNum">    9039 </span><span class="lineNoCov">          0 :                 m_n-&gt;tu = ((I915_READ(PIPE_DATA_M1(transcoder))</span>
<span class="lineNum">    9040 </span><span class="lineNoCov">          0 :                             &amp; TU_SIZE_MASK) &gt;&gt; TU_SIZE_SHIFT) + 1;</span>
<span class="lineNum">    9041 </span>            :                 /* Read M2_N2 registers only for gen &lt; 8 (M2_N2 available for
<span class="lineNum">    9042 </span>            :                  * gen &lt; 8) and if DRRS is supported (to make sure the
<span class="lineNum">    9043 </span>            :                  * registers are not unnecessarily read).
<span class="lineNum">    9044 </span>            :                  */
<span class="lineNum">    9045 </span><span class="lineNoCov">          0 :                 if (m2_n2 &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 8 &amp;&amp;</span>
<span class="lineNum">    9046 </span><span class="lineNoCov">          0 :                         crtc-&gt;config-&gt;has_drrs) {</span>
<span class="lineNum">    9047 </span><span class="lineNoCov">          0 :                         m2_n2-&gt;link_m = I915_READ(PIPE_LINK_M2(transcoder));</span>
<span class="lineNum">    9048 </span><span class="lineNoCov">          0 :                         m2_n2-&gt;link_n =      I915_READ(PIPE_LINK_N2(transcoder));</span>
<span class="lineNum">    9049 </span><span class="lineNoCov">          0 :                         m2_n2-&gt;gmch_m =      I915_READ(PIPE_DATA_M2(transcoder))</span>
<span class="lineNum">    9050 </span><span class="lineNoCov">          0 :                                         &amp; ~TU_SIZE_MASK;</span>
<span class="lineNum">    9051 </span><span class="lineNoCov">          0 :                         m2_n2-&gt;gmch_n =      I915_READ(PIPE_DATA_N2(transcoder));</span>
<span class="lineNum">    9052 </span><span class="lineNoCov">          0 :                         m2_n2-&gt;tu = ((I915_READ(PIPE_DATA_M2(transcoder))</span>
<span class="lineNum">    9053 </span><span class="lineNoCov">          0 :                                         &amp; TU_SIZE_MASK) &gt;&gt; TU_SIZE_SHIFT) + 1;</span>
<span class="lineNum">    9054 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    9055 </span>            :         } else {
<span class="lineNum">    9056 </span><span class="lineNoCov">          0 :                 m_n-&gt;link_m = I915_READ(PIPE_LINK_M_G4X(pipe));</span>
<span class="lineNum">    9057 </span><span class="lineNoCov">          0 :                 m_n-&gt;link_n = I915_READ(PIPE_LINK_N_G4X(pipe));</span>
<span class="lineNum">    9058 </span><span class="lineNoCov">          0 :                 m_n-&gt;gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe))</span>
<span class="lineNum">    9059 </span><span class="lineNoCov">          0 :                         &amp; ~TU_SIZE_MASK;</span>
<span class="lineNum">    9060 </span><span class="lineNoCov">          0 :                 m_n-&gt;gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe));</span>
<span class="lineNum">    9061 </span><span class="lineNoCov">          0 :                 m_n-&gt;tu = ((I915_READ(PIPE_DATA_M_G4X(pipe))</span>
<span class="lineNum">    9062 </span><span class="lineNoCov">          0 :                             &amp; TU_SIZE_MASK) &gt;&gt; TU_SIZE_SHIFT) + 1;</span>
<span class="lineNum">    9063 </span>            :         }
<a name="9064"><span class="lineNum">    9064 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9065 </span>            : 
<span class="lineNum">    9066 </span><span class="lineNoCov">          0 : void intel_dp_get_m_n(struct intel_crtc *crtc,</span>
<span class="lineNum">    9067 </span>            :                       struct intel_crtc_state *pipe_config)
<span class="lineNum">    9068 </span>            : {
<span class="lineNum">    9069 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;has_pch_encoder)</span>
<span class="lineNum">    9070 </span><span class="lineNoCov">          0 :                 intel_pch_transcoder_get_m_n(crtc, &amp;pipe_config-&gt;dp_m_n);</span>
<span class="lineNum">    9071 </span>            :         else
<span class="lineNum">    9072 </span><span class="lineNoCov">          0 :                 intel_cpu_transcoder_get_m_n(crtc, pipe_config-&gt;cpu_transcoder,</span>
<span class="lineNum">    9073 </span><span class="lineNoCov">          0 :                                              &amp;pipe_config-&gt;dp_m_n,</span>
<span class="lineNum">    9074 </span><span class="lineNoCov">          0 :                                              &amp;pipe_config-&gt;dp_m2_n2);</span>
<a name="9075"><span class="lineNum">    9075 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9076 </span>            : 
<span class="lineNum">    9077 </span><span class="lineNoCov">          0 : static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    9078 </span>            :                                         struct intel_crtc_state *pipe_config)
<span class="lineNum">    9079 </span>            : {
<span class="lineNum">    9080 </span><span class="lineNoCov">          0 :         intel_cpu_transcoder_get_m_n(crtc, pipe_config-&gt;cpu_transcoder,</span>
<span class="lineNum">    9081 </span><span class="lineNoCov">          0 :                                      &amp;pipe_config-&gt;fdi_m_n, NULL);</span>
<a name="9082"><span class="lineNum">    9082 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9083 </span>            : 
<span class="lineNum">    9084 </span><span class="lineNoCov">          0 : static void skylake_get_pfit_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    9085 </span>            :                                     struct intel_crtc_state *pipe_config)
<span class="lineNum">    9086 </span>            : {
<span class="lineNum">    9087 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9088 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9089 </span><span class="lineNoCov">          0 :         struct intel_crtc_scaler_state *scaler_state = &amp;pipe_config-&gt;scaler_state;</span>
<span class="lineNum">    9090 </span>            :         uint32_t ps_ctrl = 0;
<span class="lineNum">    9091 </span>            :         int id = -1;
<span class="lineNum">    9092 </span>            :         int i;
<span class="lineNum">    9093 </span>            : 
<span class="lineNum">    9094 </span>            :         /* find scaler attached to this pipe */
<span class="lineNum">    9095 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; crtc-&gt;num_scalers; i++) {</span>
<span class="lineNum">    9096 </span><span class="lineNoCov">          0 :                 ps_ctrl = I915_READ(SKL_PS_CTRL(crtc-&gt;pipe, i));</span>
<span class="lineNum">    9097 </span><span class="lineNoCov">          0 :                 if (ps_ctrl &amp; PS_SCALER_EN &amp;&amp; !(ps_ctrl &amp; PS_PLANE_SEL_MASK)) {</span>
<span class="lineNum">    9098 </span>            :                         id = i;
<span class="lineNum">    9099 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;pch_pfit.enabled = true;</span>
<span class="lineNum">    9100 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;pch_pfit.pos = I915_READ(SKL_PS_WIN_POS(crtc-&gt;pipe, i));</span>
<span class="lineNum">    9101 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;pch_pfit.size = I915_READ(SKL_PS_WIN_SZ(crtc-&gt;pipe, i));</span>
<span class="lineNum">    9102 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    9103 </span>            :                 }
<span class="lineNum">    9104 </span>            :         }
<span class="lineNum">    9105 </span>            : 
<span class="lineNum">    9106 </span><span class="lineNoCov">          0 :         scaler_state-&gt;scaler_id = id;</span>
<span class="lineNum">    9107 </span><span class="lineNoCov">          0 :         if (id &gt;= 0) {</span>
<span class="lineNum">    9108 </span><span class="lineNoCov">          0 :                 scaler_state-&gt;scaler_users |= (1 &lt;&lt; SKL_CRTC_INDEX);</span>
<span class="lineNum">    9109 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    9110 </span><span class="lineNoCov">          0 :                 scaler_state-&gt;scaler_users &amp;= ~(1 &lt;&lt; SKL_CRTC_INDEX);</span>
<span class="lineNum">    9111 </span>            :         }
<span class="lineNum">    9112 </span><span class="lineNoCov">          0 : }</span>
<a name="9113"><span class="lineNum">    9113 </span>            : </a>
<span class="lineNum">    9114 </span>            : static void
<span class="lineNum">    9115 </span><span class="lineNoCov">          0 : skylake_get_initial_plane_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    9116 </span>            :                                  struct intel_initial_plane_config *plane_config)
<span class="lineNum">    9117 </span>            : {
<span class="lineNum">    9118 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9119 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9120 </span>            :         u32 val, base, offset, stride_mult, tiling;
<span class="lineNum">    9121 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    9122 </span>            :         int fourcc, pixel_format;
<span class="lineNum">    9123 </span>            :         unsigned int aligned_height;
<span class="lineNum">    9124 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">    9125 </span>            :         struct intel_framebuffer *intel_fb;
<span class="lineNum">    9126 </span>            : 
<span class="lineNum">    9127 </span><span class="lineNoCov">          0 :         intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);</span>
<span class="lineNum">    9128 </span><span class="lineNoCov">          0 :         if (!intel_fb) {</span>
<span class="lineNum">    9129 </span>            :                 DRM_DEBUG_KMS(&quot;failed to alloc fb\n&quot;);
<span class="lineNum">    9130 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9131 </span>            :         }
<span class="lineNum">    9132 </span>            : 
<span class="lineNum">    9133 </span><span class="lineNoCov">          0 :         fb = &amp;intel_fb-&gt;base;</span>
<span class="lineNum">    9134 </span>            : 
<span class="lineNum">    9135 </span><span class="lineNoCov">          0 :         val = I915_READ(PLANE_CTL(pipe, 0));</span>
<span class="lineNum">    9136 </span><span class="lineNoCov">          0 :         if (!(val &amp; PLANE_CTL_ENABLE))</span>
<span class="lineNum">    9137 </span>            :                 goto error;
<span class="lineNum">    9138 </span>            : 
<span class="lineNum">    9139 </span><span class="lineNoCov">          0 :         pixel_format = val &amp; PLANE_CTL_FORMAT_MASK;</span>
<span class="lineNum">    9140 </span><span class="lineNoCov">          0 :         fourcc = skl_format_to_fourcc(pixel_format,</span>
<span class="lineNum">    9141 </span><span class="lineNoCov">          0 :                                       val &amp; PLANE_CTL_ORDER_RGBX,</span>
<span class="lineNum">    9142 </span><span class="lineNoCov">          0 :                                       val &amp; PLANE_CTL_ALPHA_MASK);</span>
<span class="lineNum">    9143 </span><span class="lineNoCov">          0 :         fb-&gt;pixel_format = fourcc;</span>
<span class="lineNum">    9144 </span><span class="lineNoCov">          0 :         fb-&gt;bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8;</span>
<span class="lineNum">    9145 </span>            : 
<span class="lineNum">    9146 </span><span class="lineNoCov">          0 :         tiling = val &amp; PLANE_CTL_TILED_MASK;</span>
<span class="lineNum">    9147 </span><span class="lineNoCov">          0 :         switch (tiling) {</span>
<span class="lineNum">    9148 </span>            :         case PLANE_CTL_TILED_LINEAR:
<span class="lineNum">    9149 </span><span class="lineNoCov">          0 :                 fb-&gt;modifier[0] = DRM_FORMAT_MOD_NONE;</span>
<span class="lineNum">    9150 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9151 </span>            :         case PLANE_CTL_TILED_X:
<span class="lineNum">    9152 </span><span class="lineNoCov">          0 :                 plane_config-&gt;tiling = I915_TILING_X;</span>
<span class="lineNum">    9153 </span><span class="lineNoCov">          0 :                 fb-&gt;modifier[0] = I915_FORMAT_MOD_X_TILED;</span>
<span class="lineNum">    9154 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9155 </span>            :         case PLANE_CTL_TILED_Y:
<span class="lineNum">    9156 </span><span class="lineNoCov">          0 :                 fb-&gt;modifier[0] = I915_FORMAT_MOD_Y_TILED;</span>
<span class="lineNum">    9157 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9158 </span>            :         case PLANE_CTL_TILED_YF:
<span class="lineNum">    9159 </span><span class="lineNoCov">          0 :                 fb-&gt;modifier[0] = I915_FORMAT_MOD_Yf_TILED;</span>
<span class="lineNum">    9160 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9161 </span>            :         default:
<span class="lineNum">    9162 </span><span class="lineNoCov">          0 :                 MISSING_CASE(tiling);</span>
<span class="lineNum">    9163 </span><span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">    9164 </span>            :         }
<span class="lineNum">    9165 </span>            : 
<span class="lineNum">    9166 </span><span class="lineNoCov">          0 :         base = I915_READ(PLANE_SURF(pipe, 0)) &amp; 0xfffff000;</span>
<span class="lineNum">    9167 </span><span class="lineNoCov">          0 :         plane_config-&gt;base = base;</span>
<span class="lineNum">    9168 </span>            : 
<span class="lineNum">    9169 </span><span class="lineNoCov">          0 :         offset = I915_READ(PLANE_OFFSET(pipe, 0));</span>
<span class="lineNum">    9170 </span>            : 
<span class="lineNum">    9171 </span><span class="lineNoCov">          0 :         val = I915_READ(PLANE_SIZE(pipe, 0));</span>
<span class="lineNum">    9172 </span><span class="lineNoCov">          0 :         fb-&gt;height = ((val &gt;&gt; 16) &amp; 0xfff) + 1;</span>
<span class="lineNum">    9173 </span><span class="lineNoCov">          0 :         fb-&gt;width = ((val &gt;&gt; 0) &amp; 0x1fff) + 1;</span>
<span class="lineNum">    9174 </span>            : 
<span class="lineNum">    9175 </span><span class="lineNoCov">          0 :         val = I915_READ(PLANE_STRIDE(pipe, 0));</span>
<span class="lineNum">    9176 </span><span class="lineNoCov">          0 :         stride_mult = intel_fb_stride_alignment(dev, fb-&gt;modifier[0],</span>
<span class="lineNum">    9177 </span><span class="lineNoCov">          0 :                                                 fb-&gt;pixel_format);</span>
<span class="lineNum">    9178 </span><span class="lineNoCov">          0 :         fb-&gt;pitches[0] = (val &amp; 0x3ff) * stride_mult;</span>
<span class="lineNum">    9179 </span>            : 
<span class="lineNum">    9180 </span><span class="lineNoCov">          0 :         aligned_height = intel_fb_align_height(dev, fb-&gt;height,</span>
<span class="lineNum">    9181 </span><span class="lineNoCov">          0 :                                                fb-&gt;pixel_format,</span>
<span class="lineNum">    9182 </span><span class="lineNoCov">          0 :                                                fb-&gt;modifier[0]);</span>
<span class="lineNum">    9183 </span>            : 
<span class="lineNum">    9184 </span><span class="lineNoCov">          0 :         plane_config-&gt;size = fb-&gt;pitches[0] * aligned_height;</span>
<span class="lineNum">    9185 </span>            : 
<span class="lineNum">    9186 </span>            :         DRM_DEBUG_KMS(&quot;pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n&quot;,
<span class="lineNum">    9187 </span>            :                       pipe_name(pipe), fb-&gt;width, fb-&gt;height,
<span class="lineNum">    9188 </span>            :                       fb-&gt;bits_per_pixel, base, fb-&gt;pitches[0],
<span class="lineNum">    9189 </span>            :                       plane_config-&gt;size);
<span class="lineNum">    9190 </span>            : 
<span class="lineNum">    9191 </span><span class="lineNoCov">          0 :         plane_config-&gt;fb = intel_fb;</span>
<span class="lineNum">    9192 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    9193 </span>            : 
<span class="lineNum">    9194 </span>            : error:
<span class="lineNum">    9195 </span><span class="lineNoCov">          0 :         kfree(fb);</span>
<a name="9196"><span class="lineNum">    9196 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9197 </span>            : 
<span class="lineNum">    9198 </span><span class="lineNoCov">          0 : static void ironlake_get_pfit_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    9199 </span>            :                                      struct intel_crtc_state *pipe_config)
<span class="lineNum">    9200 </span>            : {
<span class="lineNum">    9201 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9202 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9203 </span>            :         uint32_t tmp;
<span class="lineNum">    9204 </span>            : 
<span class="lineNum">    9205 </span><span class="lineNoCov">          0 :         tmp = I915_READ(PF_CTL(crtc-&gt;pipe));</span>
<span class="lineNum">    9206 </span>            : 
<span class="lineNum">    9207 </span><span class="lineNoCov">          0 :         if (tmp &amp; PF_ENABLE) {</span>
<span class="lineNum">    9208 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pch_pfit.enabled = true;</span>
<span class="lineNum">    9209 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pch_pfit.pos = I915_READ(PF_WIN_POS(crtc-&gt;pipe));</span>
<span class="lineNum">    9210 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pch_pfit.size = I915_READ(PF_WIN_SZ(crtc-&gt;pipe));</span>
<span class="lineNum">    9211 </span>            : 
<span class="lineNum">    9212 </span>            :                 /* We currently do not free assignements of panel fitters on
<span class="lineNum">    9213 </span>            :                  * ivb/hsw (since we don't use the higher upscaling modes which
<span class="lineNum">    9214 </span>            :                  * differentiates them) so just WARN about this case for now. */
<span class="lineNum">    9215 </span><span class="lineNoCov">          0 :                 if (IS_GEN7(dev)) {</span>
<span class="lineNum">    9216 </span><span class="lineNoCov">          0 :                         WARN_ON((tmp &amp; PF_PIPE_SEL_MASK_IVB) !=</span>
<span class="lineNum">    9217 </span>            :                                 PF_PIPE_SEL_IVB(crtc-&gt;pipe));
<span class="lineNum">    9218 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    9219 </span>            :         }
<span class="lineNum">    9220 </span><span class="lineNoCov">          0 : }</span>
<a name="9221"><span class="lineNum">    9221 </span>            : </a>
<span class="lineNum">    9222 </span>            : static void
<span class="lineNum">    9223 </span><span class="lineNoCov">          0 : ironlake_get_initial_plane_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    9224 </span>            :                                   struct intel_initial_plane_config *plane_config)
<span class="lineNum">    9225 </span>            : {
<span class="lineNum">    9226 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9227 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9228 </span>            :         u32 val, base, offset;
<span class="lineNum">    9229 </span><span class="lineNoCov">          0 :         int pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    9230 </span>            :         int fourcc, pixel_format;
<span class="lineNum">    9231 </span>            :         unsigned int aligned_height;
<span class="lineNum">    9232 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">    9233 </span>            :         struct intel_framebuffer *intel_fb;
<span class="lineNum">    9234 </span>            : 
<span class="lineNum">    9235 </span><span class="lineNoCov">          0 :         val = I915_READ(DSPCNTR(pipe));</span>
<span class="lineNum">    9236 </span><span class="lineNoCov">          0 :         if (!(val &amp; DISPLAY_PLANE_ENABLE))</span>
<span class="lineNum">    9237 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9238 </span>            : 
<span class="lineNum">    9239 </span><span class="lineNoCov">          0 :         intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);</span>
<span class="lineNum">    9240 </span><span class="lineNoCov">          0 :         if (!intel_fb) {</span>
<span class="lineNum">    9241 </span>            :                 DRM_DEBUG_KMS(&quot;failed to alloc fb\n&quot;);
<span class="lineNum">    9242 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9243 </span>            :         }
<span class="lineNum">    9244 </span>            : 
<span class="lineNum">    9245 </span><span class="lineNoCov">          0 :         fb = &amp;intel_fb-&gt;base;</span>
<span class="lineNum">    9246 </span>            : 
<span class="lineNum">    9247 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">    9248 </span><span class="lineNoCov">          0 :                 if (val &amp; DISPPLANE_TILED) {</span>
<span class="lineNum">    9249 </span><span class="lineNoCov">          0 :                         plane_config-&gt;tiling = I915_TILING_X;</span>
<span class="lineNum">    9250 </span><span class="lineNoCov">          0 :                         fb-&gt;modifier[0] = I915_FORMAT_MOD_X_TILED;</span>
<span class="lineNum">    9251 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    9252 </span>            :         }
<span class="lineNum">    9253 </span>            : 
<span class="lineNum">    9254 </span><span class="lineNoCov">          0 :         pixel_format = val &amp; DISPPLANE_PIXFORMAT_MASK;</span>
<span class="lineNum">    9255 </span><span class="lineNoCov">          0 :         fourcc = i9xx_format_to_fourcc(pixel_format);</span>
<span class="lineNum">    9256 </span><span class="lineNoCov">          0 :         fb-&gt;pixel_format = fourcc;</span>
<span class="lineNum">    9257 </span><span class="lineNoCov">          0 :         fb-&gt;bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8;</span>
<span class="lineNum">    9258 </span>            : 
<span class="lineNum">    9259 </span><span class="lineNoCov">          0 :         base = I915_READ(DSPSURF(pipe)) &amp; 0xfffff000;</span>
<span class="lineNum">    9260 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {</span>
<span class="lineNum">    9261 </span><span class="lineNoCov">          0 :                 offset = I915_READ(DSPOFFSET(pipe));</span>
<span class="lineNum">    9262 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    9263 </span><span class="lineNoCov">          0 :                 if (plane_config-&gt;tiling)</span>
<span class="lineNum">    9264 </span><span class="lineNoCov">          0 :                         offset = I915_READ(DSPTILEOFF(pipe));</span>
<span class="lineNum">    9265 </span>            :                 else
<span class="lineNum">    9266 </span><span class="lineNoCov">          0 :                         offset = I915_READ(DSPLINOFF(pipe));</span>
<span class="lineNum">    9267 </span>            :         }
<span class="lineNum">    9268 </span><span class="lineNoCov">          0 :         plane_config-&gt;base = base;</span>
<span class="lineNum">    9269 </span>            : 
<span class="lineNum">    9270 </span><span class="lineNoCov">          0 :         val = I915_READ(PIPESRC(pipe));</span>
<span class="lineNum">    9271 </span><span class="lineNoCov">          0 :         fb-&gt;width = ((val &gt;&gt; 16) &amp; 0xfff) + 1;</span>
<span class="lineNum">    9272 </span><span class="lineNoCov">          0 :         fb-&gt;height = ((val &gt;&gt; 0) &amp; 0xfff) + 1;</span>
<span class="lineNum">    9273 </span>            : 
<span class="lineNum">    9274 </span><span class="lineNoCov">          0 :         val = I915_READ(DSPSTRIDE(pipe));</span>
<span class="lineNum">    9275 </span><span class="lineNoCov">          0 :         fb-&gt;pitches[0] = val &amp; 0xffffffc0;</span>
<span class="lineNum">    9276 </span>            : 
<span class="lineNum">    9277 </span><span class="lineNoCov">          0 :         aligned_height = intel_fb_align_height(dev, fb-&gt;height,</span>
<span class="lineNum">    9278 </span><span class="lineNoCov">          0 :                                                fb-&gt;pixel_format,</span>
<span class="lineNum">    9279 </span><span class="lineNoCov">          0 :                                                fb-&gt;modifier[0]);</span>
<span class="lineNum">    9280 </span>            : 
<span class="lineNum">    9281 </span><span class="lineNoCov">          0 :         plane_config-&gt;size = fb-&gt;pitches[0] * aligned_height;</span>
<span class="lineNum">    9282 </span>            : 
<span class="lineNum">    9283 </span>            :         DRM_DEBUG_KMS(&quot;pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n&quot;,
<span class="lineNum">    9284 </span>            :                       pipe_name(pipe), fb-&gt;width, fb-&gt;height,
<span class="lineNum">    9285 </span>            :                       fb-&gt;bits_per_pixel, base, fb-&gt;pitches[0],
<span class="lineNum">    9286 </span>            :                       plane_config-&gt;size);
<span class="lineNum">    9287 </span>            : 
<span class="lineNum">    9288 </span><span class="lineNoCov">          0 :         plane_config-&gt;fb = intel_fb;</span>
<a name="9289"><span class="lineNum">    9289 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9290 </span>            : 
<span class="lineNum">    9291 </span><span class="lineNoCov">          0 : static bool ironlake_get_pipe_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    9292 </span>            :                                      struct intel_crtc_state *pipe_config)
<span class="lineNum">    9293 </span>            : {
<span class="lineNum">    9294 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9295 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9296 </span>            :         uint32_t tmp;
<span class="lineNum">    9297 </span>            : 
<span class="lineNum">    9298 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">    9299 </span><span class="lineNoCov">          0 :                                             POWER_DOMAIN_PIPE(crtc-&gt;pipe)))</span>
<span class="lineNum">    9300 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    9301 </span>            : 
<span class="lineNum">    9302 </span><span class="lineNoCov">          0 :         pipe_config-&gt;cpu_transcoder = (enum transcoder) crtc-&gt;pipe;</span>
<span class="lineNum">    9303 </span><span class="lineNoCov">          0 :         pipe_config-&gt;shared_dpll = DPLL_ID_PRIVATE;</span>
<span class="lineNum">    9304 </span>            : 
<span class="lineNum">    9305 </span><span class="lineNoCov">          0 :         tmp = I915_READ(PIPECONF(crtc-&gt;pipe));</span>
<span class="lineNum">    9306 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; PIPECONF_ENABLE))</span>
<span class="lineNum">    9307 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    9308 </span>            : 
<span class="lineNum">    9309 </span><span class="lineNoCov">          0 :         switch (tmp &amp; PIPECONF_BPC_MASK) {</span>
<span class="lineNum">    9310 </span>            :         case PIPECONF_6BPC:
<span class="lineNum">    9311 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 18;</span>
<span class="lineNum">    9312 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9313 </span>            :         case PIPECONF_8BPC:
<span class="lineNum">    9314 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 24;</span>
<span class="lineNum">    9315 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9316 </span>            :         case PIPECONF_10BPC:
<span class="lineNum">    9317 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 30;</span>
<span class="lineNum">    9318 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9319 </span>            :         case PIPECONF_12BPC:
<span class="lineNum">    9320 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 36;</span>
<span class="lineNum">    9321 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9322 </span>            :         default:
<span class="lineNum">    9323 </span>            :                 break;
<span class="lineNum">    9324 </span>            :         }
<span class="lineNum">    9325 </span>            : 
<span class="lineNum">    9326 </span><span class="lineNoCov">          0 :         if (tmp &amp; PIPECONF_COLOR_RANGE_SELECT)</span>
<span class="lineNum">    9327 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;limited_color_range = true;</span>
<span class="lineNum">    9328 </span>            : 
<span class="lineNum">    9329 </span><span class="lineNoCov">          0 :         if (I915_READ(PCH_TRANSCONF(crtc-&gt;pipe)) &amp; TRANS_ENABLE) {</span>
<span class="lineNum">    9330 </span>            :                 struct intel_shared_dpll *pll;
<span class="lineNum">    9331 </span>            : 
<span class="lineNum">    9332 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;has_pch_encoder = true;</span>
<span class="lineNum">    9333 </span>            : 
<span class="lineNum">    9334 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(FDI_RX_CTL(crtc-&gt;pipe));</span>
<span class="lineNum">    9335 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK &amp; tmp) &gt;&gt;</span>
<span class="lineNum">    9336 </span><span class="lineNoCov">          0 :                                           FDI_DP_PORT_WIDTH_SHIFT) + 1;</span>
<span class="lineNum">    9337 </span>            : 
<span class="lineNum">    9338 </span><span class="lineNoCov">          0 :                 ironlake_get_fdi_m_n_config(crtc, pipe_config);</span>
<span class="lineNum">    9339 </span>            : 
<span class="lineNum">    9340 </span><span class="lineNoCov">          0 :                 if (HAS_PCH_IBX(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    9341 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;shared_dpll =</span>
<span class="lineNum">    9342 </span><span class="lineNoCov">          0 :                                 (enum intel_dpll_id) crtc-&gt;pipe;</span>
<span class="lineNum">    9343 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    9344 </span><span class="lineNoCov">          0 :                         tmp = I915_READ(PCH_DPLL_SEL);</span>
<span class="lineNum">    9345 </span><span class="lineNoCov">          0 :                         if (tmp &amp; TRANS_DPLLB_SEL(crtc-&gt;pipe))</span>
<span class="lineNum">    9346 </span><span class="lineNoCov">          0 :                                 pipe_config-&gt;shared_dpll = DPLL_ID_PCH_PLL_B;</span>
<span class="lineNum">    9347 </span>            :                         else
<span class="lineNum">    9348 </span><span class="lineNoCov">          0 :                                 pipe_config-&gt;shared_dpll = DPLL_ID_PCH_PLL_A;</span>
<span class="lineNum">    9349 </span>            :                 }
<span class="lineNum">    9350 </span>            : 
<span class="lineNum">    9351 </span><span class="lineNoCov">          0 :                 pll = &amp;dev_priv-&gt;shared_dplls[pipe_config-&gt;shared_dpll];</span>
<span class="lineNum">    9352 </span>            : 
<span class="lineNum">    9353 </span><span class="lineNoCov">          0 :                 WARN_ON(!pll-&gt;get_hw_state(dev_priv, pll,</span>
<span class="lineNum">    9354 </span>            :                                            &amp;pipe_config-&gt;dpll_hw_state));
<span class="lineNum">    9355 </span>            : 
<span class="lineNum">    9356 </span><span class="lineNoCov">          0 :                 tmp = pipe_config-&gt;dpll_hw_state.dpll;</span>
<span class="lineNum">    9357 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pixel_multiplier =</span>
<span class="lineNum">    9358 </span><span class="lineNoCov">          0 :                         ((tmp &amp; PLL_REF_SDVO_HDMI_MULTIPLIER_MASK)</span>
<span class="lineNum">    9359 </span><span class="lineNoCov">          0 :                          &gt;&gt; PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1;</span>
<span class="lineNum">    9360 </span>            : 
<span class="lineNum">    9361 </span><span class="lineNoCov">          0 :                 ironlake_pch_clock_get(crtc, pipe_config);</span>
<span class="lineNum">    9362 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    9363 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pixel_multiplier = 1;</span>
<span class="lineNum">    9364 </span>            :         }
<span class="lineNum">    9365 </span>            : 
<span class="lineNum">    9366 </span><span class="lineNoCov">          0 :         intel_get_pipe_timings(crtc, pipe_config);</span>
<span class="lineNum">    9367 </span>            : 
<span class="lineNum">    9368 </span><span class="lineNoCov">          0 :         ironlake_get_pfit_config(crtc, pipe_config);</span>
<span class="lineNum">    9369 </span>            : 
<span class="lineNum">    9370 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="9371"><span class="lineNum">    9371 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9372 </span>            : 
<span class="lineNum">    9373 </span><span class="lineNoCov">          0 : static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    9374 </span>            : {
<span class="lineNum">    9375 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    9376 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">    9377 </span>            : 
<span class="lineNum">    9378 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc)</span>
<span class="lineNum">    9379 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(crtc-&gt;active, &quot;CRTC for pipe %c enabled\n&quot;,</span>
<span class="lineNum">    9380 </span>            :                      pipe_name(crtc-&gt;pipe));
<span class="lineNum">    9381 </span>            : 
<span class="lineNum">    9382 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER), &quot;Power well on\n&quot;);</span>
<span class="lineNum">    9383 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(SPLL_CTL) &amp; SPLL_PLL_ENABLE, &quot;SPLL enabled\n&quot;);</span>
<span class="lineNum">    9384 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(WRPLL_CTL1) &amp; WRPLL_PLL_ENABLE, &quot;WRPLL1 enabled\n&quot;);</span>
<span class="lineNum">    9385 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(WRPLL_CTL2) &amp; WRPLL_PLL_ENABLE, &quot;WRPLL2 enabled\n&quot;);</span>
<span class="lineNum">    9386 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(PCH_PP_STATUS) &amp; PP_ON, &quot;Panel power on\n&quot;);</span>
<span class="lineNum">    9387 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) &amp; BLM_PWM_ENABLE,</span>
<span class="lineNum">    9388 </span>            :              &quot;CPU PWM1 enabled\n&quot;);
<span class="lineNum">    9389 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev))</span>
<span class="lineNum">    9390 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) &amp; BLM_PWM_ENABLE,</span>
<span class="lineNum">    9391 </span>            :                      &quot;CPU PWM2 enabled\n&quot;);
<span class="lineNum">    9392 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) &amp; BLM_PCH_PWM_ENABLE,</span>
<span class="lineNum">    9393 </span>            :              &quot;PCH PWM1 enabled\n&quot;);
<span class="lineNum">    9394 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) &amp; UTIL_PIN_ENABLE,</span>
<span class="lineNum">    9395 </span>            :              &quot;Utility pin enabled\n&quot;);
<span class="lineNum">    9396 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(I915_READ(PCH_GTC_CTL) &amp; PCH_GTC_ENABLE, &quot;PCH GTC enabled\n&quot;);</span>
<span class="lineNum">    9397 </span>            : 
<span class="lineNum">    9398 </span>            :         /*
<span class="lineNum">    9399 </span>            :          * In theory we can still leave IRQs enabled, as long as only the HPD
<span class="lineNum">    9400 </span>            :          * interrupts remain enabled. We used to check for that, but since it's
<span class="lineNum">    9401 </span>            :          * gen-specific and since we only disable LCPLL after we fully disable
<span class="lineNum">    9402 </span>            :          * the interrupts, the check below should be enough.
<span class="lineNum">    9403 </span>            :          */
<span class="lineNum">    9404 </span><span class="lineNoCov">          0 :         I915_STATE_WARN(intel_irqs_enabled(dev_priv), &quot;IRQs enabled\n&quot;);</span>
<a name="9405"><span class="lineNum">    9405 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9406 </span>            : 
<span class="lineNum">    9407 </span><span class="lineNoCov">          0 : static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    9408 </span>            : {
<span class="lineNum">    9409 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    9410 </span>            : 
<span class="lineNum">    9411 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev))</span>
<span class="lineNum">    9412 </span><span class="lineNoCov">          0 :                 return I915_READ(D_COMP_HSW);</span>
<span class="lineNum">    9413 </span>            :         else
<span class="lineNum">    9414 </span><span class="lineNoCov">          0 :                 return I915_READ(D_COMP_BDW);</span>
<a name="9415"><span class="lineNum">    9415 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9416 </span>            : 
<span class="lineNum">    9417 </span><span class="lineNoCov">          0 : static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val)</span>
<span class="lineNum">    9418 </span>            : {
<span class="lineNum">    9419 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    9420 </span>            : 
<span class="lineNum">    9421 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev)) {</span>
<span class="lineNum">    9422 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    9423 </span><span class="lineNoCov">          0 :                 if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP,</span>
<span class="lineNum">    9424 </span>            :                                             val))
<span class="lineNum">    9425 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to write to D_COMP\n&quot;);</span>
<span class="lineNum">    9426 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    9427 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    9428 </span><span class="lineNoCov">          0 :                 I915_WRITE(D_COMP_BDW, val);</span>
<span class="lineNum">    9429 </span><span class="lineNoCov">          0 :                 POSTING_READ(D_COMP_BDW);</span>
<span class="lineNum">    9430 </span>            :         }
<span class="lineNum">    9431 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9432 </span>            : 
<span class="lineNum">    9433 </span>            : /*
<span class="lineNum">    9434 </span>            :  * This function implements pieces of two sequences from BSpec:
<span class="lineNum">    9435 </span>            :  * - Sequence for display software to disable LCPLL
<span class="lineNum">    9436 </span>            :  * - Sequence for display software to allow package C8+
<span class="lineNum">    9437 </span>            :  * The steps implemented here are just the steps that actually touch the LCPLL
<span class="lineNum">    9438 </span>            :  * register. Callers should take care of disabling all the display engine
<a name="9439"><span class="lineNum">    9439 </span>            :  * functions, doing the mode unset, fixing interrupts, etc.</a>
<span class="lineNum">    9440 </span>            :  */
<span class="lineNum">    9441 </span><span class="lineNoCov">          0 : static void hsw_disable_lcpll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    9442 </span>            :                               bool switch_to_fclk, bool allow_power_down)
<span class="lineNum">    9443 </span>            : {
<span class="lineNum">    9444 </span>            :         uint32_t val;
<span class="lineNum">    9445 </span>            : 
<span class="lineNum">    9446 </span><span class="lineNoCov">          0 :         assert_can_disable_lcpll(dev_priv);</span>
<span class="lineNum">    9447 </span>            : 
<span class="lineNum">    9448 </span><span class="lineNoCov">          0 :         val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9449 </span>            : 
<span class="lineNum">    9450 </span><span class="lineNoCov">          0 :         if (switch_to_fclk) {</span>
<span class="lineNum">    9451 </span><span class="lineNoCov">          0 :                 val |= LCPLL_CD_SOURCE_FCLK;</span>
<span class="lineNum">    9452 </span><span class="lineNoCov">          0 :                 I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9453 </span>            : 
<span class="lineNum">    9454 </span><span class="lineNoCov">          0 :                 if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &amp;</span>
<span class="lineNum">    9455 </span>            :                                        LCPLL_CD_SOURCE_FCLK_DONE, 1))
<span class="lineNum">    9456 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Switching to FCLK failed\n&quot;);</span>
<span class="lineNum">    9457 </span>            : 
<span class="lineNum">    9458 </span><span class="lineNoCov">          0 :                 val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9459 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9460 </span>            : 
<span class="lineNum">    9461 </span><span class="lineNoCov">          0 :         val |= LCPLL_PLL_DISABLE;</span>
<span class="lineNum">    9462 </span><span class="lineNoCov">          0 :         I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9463 </span><span class="lineNoCov">          0 :         POSTING_READ(LCPLL_CTL);</span>
<span class="lineNum">    9464 </span>            : 
<span class="lineNum">    9465 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(LCPLL_CTL) &amp; LCPLL_PLL_LOCK) == 0, 1))</span>
<span class="lineNum">    9466 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;LCPLL still locked\n&quot;);</span>
<span class="lineNum">    9467 </span>            : 
<span class="lineNum">    9468 </span><span class="lineNoCov">          0 :         val = hsw_read_dcomp(dev_priv);</span>
<span class="lineNum">    9469 </span><span class="lineNoCov">          0 :         val |= D_COMP_COMP_DISABLE;</span>
<span class="lineNum">    9470 </span><span class="lineNoCov">          0 :         hsw_write_dcomp(dev_priv, val);</span>
<span class="lineNum">    9471 </span><span class="lineNoCov">          0 :         ndelay(100);</span>
<span class="lineNum">    9472 </span>            : 
<span class="lineNum">    9473 </span><span class="lineNoCov">          0 :         if (wait_for((hsw_read_dcomp(dev_priv) &amp; D_COMP_RCOMP_IN_PROGRESS) == 0,</span>
<span class="lineNum">    9474 </span>            :                      1))
<span class="lineNum">    9475 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;D_COMP RCOMP still in progress\n&quot;);</span>
<span class="lineNum">    9476 </span>            : 
<span class="lineNum">    9477 </span><span class="lineNoCov">          0 :         if (allow_power_down) {</span>
<span class="lineNum">    9478 </span><span class="lineNoCov">          0 :                 val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9479 </span><span class="lineNoCov">          0 :                 val |= LCPLL_POWER_DOWN_ALLOW;</span>
<span class="lineNum">    9480 </span><span class="lineNoCov">          0 :                 I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9481 </span><span class="lineNoCov">          0 :                 POSTING_READ(LCPLL_CTL);</span>
<span class="lineNum">    9482 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9483 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9484 </span>            : 
<span class="lineNum">    9485 </span>            : /*
<span class="lineNum">    9486 </span>            :  * Fully restores LCPLL, disallowing power down and switching back to LCPLL
<a name="9487"><span class="lineNum">    9487 </span>            :  * source.</a>
<span class="lineNum">    9488 </span>            :  */
<span class="lineNum">    9489 </span><span class="lineNoCov">          0 : static void hsw_restore_lcpll(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    9490 </span>            : {
<span class="lineNum">    9491 </span>            :         uint32_t val;
<span class="lineNum">    9492 </span>            : 
<span class="lineNum">    9493 </span><span class="lineNoCov">          0 :         val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9494 </span>            : 
<span class="lineNum">    9495 </span><span class="lineNoCov">          0 :         if ((val &amp; (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK |</span>
<span class="lineNum">    9496 </span><span class="lineNoCov">          0 :                     LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK)</span>
<span class="lineNum">    9497 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9498 </span>            : 
<span class="lineNum">    9499 </span>            :         /*
<span class="lineNum">    9500 </span>            :          * Make sure we're not on PC8 state before disabling PC8, otherwise
<span class="lineNum">    9501 </span>            :          * we'll hang the machine. To prevent PC8 state, just enable force_wake.
<span class="lineNum">    9502 </span>            :          */
<span class="lineNum">    9503 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    9504 </span>            : 
<span class="lineNum">    9505 </span><span class="lineNoCov">          0 :         if (val &amp; LCPLL_POWER_DOWN_ALLOW) {</span>
<span class="lineNum">    9506 </span><span class="lineNoCov">          0 :                 val &amp;= ~LCPLL_POWER_DOWN_ALLOW;</span>
<span class="lineNum">    9507 </span><span class="lineNoCov">          0 :                 I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9508 </span><span class="lineNoCov">          0 :                 POSTING_READ(LCPLL_CTL);</span>
<span class="lineNum">    9509 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9510 </span>            : 
<span class="lineNum">    9511 </span><span class="lineNoCov">          0 :         val = hsw_read_dcomp(dev_priv);</span>
<span class="lineNum">    9512 </span><span class="lineNoCov">          0 :         val |= D_COMP_COMP_FORCE;</span>
<span class="lineNum">    9513 </span><span class="lineNoCov">          0 :         val &amp;= ~D_COMP_COMP_DISABLE;</span>
<span class="lineNum">    9514 </span><span class="lineNoCov">          0 :         hsw_write_dcomp(dev_priv, val);</span>
<span class="lineNum">    9515 </span>            : 
<span class="lineNum">    9516 </span><span class="lineNoCov">          0 :         val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9517 </span><span class="lineNoCov">          0 :         val &amp;= ~LCPLL_PLL_DISABLE;</span>
<span class="lineNum">    9518 </span><span class="lineNoCov">          0 :         I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9519 </span>            : 
<span class="lineNum">    9520 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(LCPLL_CTL) &amp; LCPLL_PLL_LOCK, 5))</span>
<span class="lineNum">    9521 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;LCPLL not locked yet\n&quot;);</span>
<span class="lineNum">    9522 </span>            : 
<span class="lineNum">    9523 </span><span class="lineNoCov">          0 :         if (val &amp; LCPLL_CD_SOURCE_FCLK) {</span>
<span class="lineNum">    9524 </span><span class="lineNoCov">          0 :                 val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9525 </span><span class="lineNoCov">          0 :                 val &amp;= ~LCPLL_CD_SOURCE_FCLK;</span>
<span class="lineNum">    9526 </span><span class="lineNoCov">          0 :                 I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9527 </span>            : 
<span class="lineNum">    9528 </span><span class="lineNoCov">          0 :                 if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &amp;</span>
<span class="lineNum">    9529 </span>            :                                         LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
<span class="lineNum">    9530 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Switching back to LCPLL failed\n&quot;);</span>
<span class="lineNum">    9531 </span>            :         }
<span class="lineNum">    9532 </span>            : 
<span class="lineNum">    9533 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    9534 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev_priv-&gt;dev);</span>
<span class="lineNum">    9535 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9536 </span>            : 
<span class="lineNum">    9537 </span>            : /*
<span class="lineNum">    9538 </span>            :  * Package states C8 and deeper are really deep PC states that can only be
<span class="lineNum">    9539 </span>            :  * reached when all the devices on the system allow it, so even if the graphics
<span class="lineNum">    9540 </span>            :  * device allows PC8+, it doesn't mean the system will actually get to these
<span class="lineNum">    9541 </span>            :  * states. Our driver only allows PC8+ when going into runtime PM.
<span class="lineNum">    9542 </span>            :  *
<span class="lineNum">    9543 </span>            :  * The requirements for PC8+ are that all the outputs are disabled, the power
<span class="lineNum">    9544 </span>            :  * well is disabled and most interrupts are disabled, and these are also
<span class="lineNum">    9545 </span>            :  * requirements for runtime PM. When these conditions are met, we manually do
<span class="lineNum">    9546 </span>            :  * the other conditions: disable the interrupts, clocks and switch LCPLL refclk
<span class="lineNum">    9547 </span>            :  * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard
<span class="lineNum">    9548 </span>            :  * hang the machine.
<span class="lineNum">    9549 </span>            :  *
<span class="lineNum">    9550 </span>            :  * When we really reach PC8 or deeper states (not just when we allow it) we lose
<span class="lineNum">    9551 </span>            :  * the state of some registers, so when we come back from PC8+ we need to
<span class="lineNum">    9552 </span>            :  * restore this state. We don't get into PC8+ if we're not in RC6, so we don't
<span class="lineNum">    9553 </span>            :  * need to take care of the registers kept by RC6. Notice that this happens even
<span class="lineNum">    9554 </span>            :  * if we don't put the device in PCI D3 state (which is what currently happens
<span class="lineNum">    9555 </span>            :  * because of the runtime PM support).
<span class="lineNum">    9556 </span>            :  *
<span class="lineNum">    9557 </span>            :  * For more, read &quot;Display Sequences for Package C8&quot; on the hardware
<a name="9558"><span class="lineNum">    9558 </span>            :  * documentation.</a>
<span class="lineNum">    9559 </span>            :  */
<span class="lineNum">    9560 </span><span class="lineNoCov">          0 : void hsw_enable_pc8(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    9561 </span>            : {
<span class="lineNum">    9562 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    9563 </span>            :         uint32_t val;
<span class="lineNum">    9564 </span>            : 
<span class="lineNum">    9565 </span>            :         DRM_DEBUG_KMS(&quot;Enabling package C8+\n&quot;);
<span class="lineNum">    9566 </span>            : 
<span class="lineNum">    9567 </span><span class="lineNoCov">          0 :         if (HAS_PCH_LPT_LP(dev)) {</span>
<span class="lineNum">    9568 </span><span class="lineNoCov">          0 :                 val = I915_READ(SOUTH_DSPCLK_GATE_D);</span>
<span class="lineNum">    9569 </span><span class="lineNoCov">          0 :                 val &amp;= ~PCH_LP_PARTITION_LEVEL_DISABLE;</span>
<span class="lineNum">    9570 </span><span class="lineNoCov">          0 :                 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);</span>
<span class="lineNum">    9571 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9572 </span>            : 
<span class="lineNum">    9573 </span><span class="lineNoCov">          0 :         lpt_disable_clkout_dp(dev);</span>
<span class="lineNum">    9574 </span><span class="lineNoCov">          0 :         hsw_disable_lcpll(dev_priv, true, true);</span>
<a name="9575"><span class="lineNum">    9575 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9576 </span>            : 
<span class="lineNum">    9577 </span><span class="lineNoCov">          0 : void hsw_disable_pc8(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    9578 </span>            : {
<span class="lineNum">    9579 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    9580 </span>            :         uint32_t val;
<span class="lineNum">    9581 </span>            : 
<span class="lineNum">    9582 </span>            :         DRM_DEBUG_KMS(&quot;Disabling package C8+\n&quot;);
<span class="lineNum">    9583 </span>            : 
<span class="lineNum">    9584 </span><span class="lineNoCov">          0 :         hsw_restore_lcpll(dev_priv);</span>
<span class="lineNum">    9585 </span><span class="lineNoCov">          0 :         lpt_init_pch_refclk(dev);</span>
<span class="lineNum">    9586 </span>            : 
<span class="lineNum">    9587 </span><span class="lineNoCov">          0 :         if (HAS_PCH_LPT_LP(dev)) {</span>
<span class="lineNum">    9588 </span><span class="lineNoCov">          0 :                 val = I915_READ(SOUTH_DSPCLK_GATE_D);</span>
<span class="lineNum">    9589 </span><span class="lineNoCov">          0 :                 val |= PCH_LP_PARTITION_LEVEL_DISABLE;</span>
<span class="lineNum">    9590 </span><span class="lineNoCov">          0 :                 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);</span>
<span class="lineNum">    9591 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9592 </span>            : 
<span class="lineNum">    9593 </span><span class="lineNoCov">          0 :         intel_prepare_ddi(dev);</span>
<a name="9594"><span class="lineNum">    9594 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9595 </span>            : 
<span class="lineNum">    9596 </span><span class="lineNoCov">          0 : static void broxton_modeset_commit_cdclk(struct drm_atomic_state *old_state)</span>
<span class="lineNum">    9597 </span>            : {
<span class="lineNum">    9598 </span><span class="lineNoCov">          0 :         struct drm_device *dev = old_state-&gt;dev;</span>
<span class="lineNum">    9599 </span><span class="lineNoCov">          0 :         unsigned int req_cdclk = to_intel_atomic_state(old_state)-&gt;cdclk;</span>
<span class="lineNum">    9600 </span>            : 
<span class="lineNum">    9601 </span><span class="lineNoCov">          0 :         broxton_set_cdclk(dev, req_cdclk);</span>
<span class="lineNum">    9602 </span><span class="lineNoCov">          0 : }</span>
<a name="9603"><span class="lineNum">    9603 </span>            : </a>
<span class="lineNum">    9604 </span>            : /* compute the max rate for new configuration */
<span class="lineNum">    9605 </span><span class="lineNoCov">          0 : static int ilk_max_pixel_rate(struct drm_atomic_state *state)</span>
<span class="lineNum">    9606 </span>            : {
<span class="lineNum">    9607 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">    9608 </span>            :         struct intel_crtc_state *crtc_state;
<span class="lineNum">    9609 </span>            :         int max_pixel_rate = 0;
<span class="lineNum">    9610 </span>            : 
<span class="lineNum">    9611 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(state-&gt;dev, intel_crtc) {</span>
<span class="lineNum">    9612 </span>            :                 int pixel_rate;
<span class="lineNum">    9613 </span>            : 
<span class="lineNum">    9614 </span><span class="lineNoCov">          0 :                 crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);</span>
<span class="lineNum">    9615 </span><span class="lineNoCov">          0 :                 if (IS_ERR(crtc_state))</span>
<span class="lineNum">    9616 </span><span class="lineNoCov">          0 :                         return PTR_ERR(crtc_state);</span>
<span class="lineNum">    9617 </span>            : 
<span class="lineNum">    9618 </span><span class="lineNoCov">          0 :                 if (!crtc_state-&gt;base.enable)</span>
<span class="lineNum">    9619 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    9620 </span>            : 
<span class="lineNum">    9621 </span><span class="lineNoCov">          0 :                 pixel_rate = ilk_pipe_pixel_rate(crtc_state);</span>
<span class="lineNum">    9622 </span>            : 
<span class="lineNum">    9623 </span>            :                 /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */
<span class="lineNum">    9624 </span><span class="lineNoCov">          0 :                 if (IS_BROADWELL(state-&gt;dev) &amp;&amp; crtc_state-&gt;ips_enabled)</span>
<span class="lineNum">    9625 </span><span class="lineNoCov">          0 :                         pixel_rate = DIV_ROUND_UP(pixel_rate * 100, 95);</span>
<span class="lineNum">    9626 </span>            : 
<span class="lineNum">    9627 </span><span class="lineNoCov">          0 :                 max_pixel_rate = max(max_pixel_rate, pixel_rate);</span>
<span class="lineNum">    9628 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9629 </span>            : 
<span class="lineNum">    9630 </span><span class="lineNoCov">          0 :         return max_pixel_rate;</span>
<a name="9631"><span class="lineNum">    9631 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9632 </span>            : 
<span class="lineNum">    9633 </span><span class="lineNoCov">          0 : static void broadwell_set_cdclk(struct drm_device *dev, int cdclk)</span>
<span class="lineNum">    9634 </span>            : {
<span class="lineNum">    9635 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9636 </span>            :         uint32_t val, data;
<span class="lineNum">    9637 </span>            :         int ret;
<span class="lineNum">    9638 </span>            : 
<span class="lineNum">    9639 </span><span class="lineNoCov">          0 :         if (WARN((I915_READ(LCPLL_CTL) &amp;</span>
<span class="lineNum">    9640 </span>            :                   (LCPLL_PLL_DISABLE | LCPLL_PLL_LOCK |
<span class="lineNum">    9641 </span>            :                    LCPLL_CD_CLOCK_DISABLE | LCPLL_ROOT_CD_CLOCK_DISABLE |
<span class="lineNum">    9642 </span>            :                    LCPLL_CD2X_CLOCK_DISABLE | LCPLL_POWER_DOWN_ALLOW |
<span class="lineNum">    9643 </span>            :                    LCPLL_CD_SOURCE_FCLK)) != LCPLL_PLL_LOCK,
<span class="lineNum">    9644 </span>            :                  &quot;trying to change cdclk frequency with cdclk not enabled\n&quot;))
<span class="lineNum">    9645 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9646 </span>            : 
<span class="lineNum">    9647 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    9648 </span><span class="lineNoCov">          0 :         ret = sandybridge_pcode_write(dev_priv,</span>
<span class="lineNum">    9649 </span>            :                                       BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ, 0x0);
<span class="lineNum">    9650 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    9651 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    9652 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to inform pcode about cdclk change\n&quot;);</span>
<span class="lineNum">    9653 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9654 </span>            :         }
<span class="lineNum">    9655 </span>            : 
<span class="lineNum">    9656 </span><span class="lineNoCov">          0 :         val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9657 </span><span class="lineNoCov">          0 :         val |= LCPLL_CD_SOURCE_FCLK;</span>
<span class="lineNum">    9658 </span><span class="lineNoCov">          0 :         I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9659 </span>            : 
<span class="lineNum">    9660 </span><span class="lineNoCov">          0 :         if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &amp;</span>
<span class="lineNum">    9661 </span>            :                                LCPLL_CD_SOURCE_FCLK_DONE, 1))
<span class="lineNum">    9662 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Switching to FCLK failed\n&quot;);</span>
<span class="lineNum">    9663 </span>            : 
<span class="lineNum">    9664 </span><span class="lineNoCov">          0 :         val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9665 </span><span class="lineNoCov">          0 :         val &amp;= ~LCPLL_CLK_FREQ_MASK;</span>
<span class="lineNum">    9666 </span>            : 
<span class="lineNum">    9667 </span><span class="lineNoCov">          0 :         switch (cdclk) {</span>
<span class="lineNum">    9668 </span>            :         case 450000:
<span class="lineNum">    9669 </span>            :                 val |= LCPLL_CLK_FREQ_450;
<span class="lineNum">    9670 </span>            :                 data = 0;
<span class="lineNum">    9671 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9672 </span>            :         case 540000:
<span class="lineNum">    9673 </span><span class="lineNoCov">          0 :                 val |= LCPLL_CLK_FREQ_54O_BDW;</span>
<span class="lineNum">    9674 </span>            :                 data = 1;
<span class="lineNum">    9675 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9676 </span>            :         case 337500:
<span class="lineNum">    9677 </span><span class="lineNoCov">          0 :                 val |= LCPLL_CLK_FREQ_337_5_BDW;</span>
<span class="lineNum">    9678 </span>            :                 data = 2;
<span class="lineNum">    9679 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9680 </span>            :         case 675000:
<span class="lineNum">    9681 </span><span class="lineNoCov">          0 :                 val |= LCPLL_CLK_FREQ_675_BDW;</span>
<span class="lineNum">    9682 </span>            :                 data = 3;
<span class="lineNum">    9683 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9684 </span>            :         default:
<span class="lineNum">    9685 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;invalid cdclk frequency\n&quot;);</span>
<span class="lineNum">    9686 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9687 </span>            :         }
<span class="lineNum">    9688 </span>            : 
<span class="lineNum">    9689 </span><span class="lineNoCov">          0 :         I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9690 </span>            : 
<span class="lineNum">    9691 </span><span class="lineNoCov">          0 :         val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    9692 </span><span class="lineNoCov">          0 :         val &amp;= ~LCPLL_CD_SOURCE_FCLK;</span>
<span class="lineNum">    9693 </span><span class="lineNoCov">          0 :         I915_WRITE(LCPLL_CTL, val);</span>
<span class="lineNum">    9694 </span>            : 
<span class="lineNum">    9695 </span><span class="lineNoCov">          0 :         if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &amp;</span>
<span class="lineNum">    9696 </span>            :                                 LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
<span class="lineNum">    9697 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Switching back to LCPLL failed\n&quot;);</span>
<span class="lineNum">    9698 </span>            : 
<span class="lineNum">    9699 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    9700 </span><span class="lineNoCov">          0 :         sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, data);</span>
<span class="lineNum">    9701 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    9702 </span>            : 
<span class="lineNum">    9703 </span><span class="lineNoCov">          0 :         I915_WRITE(CDCLK_FREQ, DIV_ROUND_CLOSEST(cdclk, 1000) - 1);</span>
<span class="lineNum">    9704 </span>            : 
<span class="lineNum">    9705 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev);</span>
<span class="lineNum">    9706 </span>            : 
<span class="lineNum">    9707 </span><span class="lineNoCov">          0 :         WARN(cdclk != dev_priv-&gt;cdclk_freq,</span>
<span class="lineNum">    9708 </span>            :              &quot;cdclk requested %d kHz but got %d kHz\n&quot;,
<span class="lineNum">    9709 </span>            :              cdclk, dev_priv-&gt;cdclk_freq);
<a name="9710"><span class="lineNum">    9710 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9711 </span>            : 
<span class="lineNum">    9712 </span><span class="lineNoCov">          0 : static int broadwell_modeset_calc_cdclk(struct drm_atomic_state *state)</span>
<span class="lineNum">    9713 </span>            : {
<span class="lineNum">    9714 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(state-&gt;dev);</span>
<span class="lineNum">    9715 </span><span class="lineNoCov">          0 :         int max_pixclk = ilk_max_pixel_rate(state);</span>
<span class="lineNum">    9716 </span>            :         int cdclk;
<span class="lineNum">    9717 </span>            : 
<span class="lineNum">    9718 </span>            :         /*
<span class="lineNum">    9719 </span>            :          * FIXME should also account for plane ratio
<span class="lineNum">    9720 </span>            :          * once 64bpp pixel formats are supported.
<span class="lineNum">    9721 </span>            :          */
<span class="lineNum">    9722 </span><span class="lineNoCov">          0 :         if (max_pixclk &gt; 540000)</span>
<span class="lineNum">    9723 </span><span class="lineNoCov">          0 :                 cdclk = 675000;</span>
<span class="lineNum">    9724 </span><span class="lineNoCov">          0 :         else if (max_pixclk &gt; 450000)</span>
<span class="lineNum">    9725 </span><span class="lineNoCov">          0 :                 cdclk = 540000;</span>
<span class="lineNum">    9726 </span><span class="lineNoCov">          0 :         else if (max_pixclk &gt; 337500)</span>
<span class="lineNum">    9727 </span><span class="lineNoCov">          0 :                 cdclk = 450000;</span>
<span class="lineNum">    9728 </span>            :         else
<span class="lineNum">    9729 </span>            :                 cdclk = 337500;
<span class="lineNum">    9730 </span>            : 
<span class="lineNum">    9731 </span>            :         /*
<span class="lineNum">    9732 </span>            :          * FIXME move the cdclk caclulation to
<span class="lineNum">    9733 </span>            :          * compute_config() so we can fail gracegully.
<span class="lineNum">    9734 </span>            :          */
<span class="lineNum">    9735 </span><span class="lineNoCov">          0 :         if (cdclk &gt; dev_priv-&gt;max_cdclk_freq) {</span>
<span class="lineNum">    9736 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;requested cdclk (%d kHz) exceeds max (%d kHz)\n&quot;,</span>
<span class="lineNum">    9737 </span>            :                           cdclk, dev_priv-&gt;max_cdclk_freq);
<span class="lineNum">    9738 </span><span class="lineNoCov">          0 :                 cdclk = dev_priv-&gt;max_cdclk_freq;</span>
<span class="lineNum">    9739 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9740 </span>            : 
<span class="lineNum">    9741 </span><span class="lineNoCov">          0 :         to_intel_atomic_state(state)-&gt;cdclk = cdclk;</span>
<span class="lineNum">    9742 </span>            : 
<span class="lineNum">    9743 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="9744"><span class="lineNum">    9744 </span>            : }</a>
<span class="lineNum">    9745 </span>            : 
<span class="lineNum">    9746 </span><span class="lineNoCov">          0 : static void broadwell_modeset_commit_cdclk(struct drm_atomic_state *old_state)</span>
<span class="lineNum">    9747 </span>            : {
<span class="lineNum">    9748 </span><span class="lineNoCov">          0 :         struct drm_device *dev = old_state-&gt;dev;</span>
<span class="lineNum">    9749 </span><span class="lineNoCov">          0 :         unsigned int req_cdclk = to_intel_atomic_state(old_state)-&gt;cdclk;</span>
<span class="lineNum">    9750 </span>            : 
<span class="lineNum">    9751 </span><span class="lineNoCov">          0 :         broadwell_set_cdclk(dev, req_cdclk);</span>
<a name="9752"><span class="lineNum">    9752 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9753 </span>            : 
<span class="lineNum">    9754 </span><span class="lineNoCov">          0 : static int haswell_crtc_compute_clock(struct intel_crtc *crtc,</span>
<span class="lineNum">    9755 </span>            :                                       struct intel_crtc_state *crtc_state)
<span class="lineNum">    9756 </span>            : {
<span class="lineNum">    9757 </span><span class="lineNoCov">          0 :         if (!intel_ddi_pll_select(crtc, crtc_state))</span>
<span class="lineNum">    9758 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    9759 </span>            : 
<span class="lineNum">    9760 </span><span class="lineNoCov">          0 :         crtc-&gt;lowfreq_avail = false;</span>
<span class="lineNum">    9761 </span>            : 
<span class="lineNum">    9762 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="9763"><span class="lineNum">    9763 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9764 </span>            : 
<span class="lineNum">    9765 </span><span class="lineNoCov">          0 : static void bxt_get_ddi_pll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    9766 </span>            :                                 enum port port,
<span class="lineNum">    9767 </span>            :                                 struct intel_crtc_state *pipe_config)
<span class="lineNum">    9768 </span>            : {
<span class="lineNum">    9769 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">    9770 </span>            :         case PORT_A:
<span class="lineNum">    9771 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;ddi_pll_sel = SKL_DPLL0;</span>
<span class="lineNum">    9772 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_SKL_DPLL1;</span>
<span class="lineNum">    9773 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9774 </span>            :         case PORT_B:
<span class="lineNum">    9775 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;ddi_pll_sel = SKL_DPLL1;</span>
<span class="lineNum">    9776 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_SKL_DPLL2;</span>
<span class="lineNum">    9777 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9778 </span>            :         case PORT_C:
<span class="lineNum">    9779 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;ddi_pll_sel = SKL_DPLL2;</span>
<span class="lineNum">    9780 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_SKL_DPLL3;</span>
<span class="lineNum">    9781 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9782 </span>            :         default:
<span class="lineNum">    9783 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Incorrect port type\n&quot;);</span>
<span class="lineNum">    9784 </span><span class="lineNoCov">          0 :         }</span>
<a name="9785"><span class="lineNum">    9785 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9786 </span>            : 
<span class="lineNum">    9787 </span><span class="lineNoCov">          0 : static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    9788 </span>            :                                 enum port port,
<span class="lineNum">    9789 </span>            :                                 struct intel_crtc_state *pipe_config)
<span class="lineNum">    9790 </span>            : {
<span class="lineNum">    9791 </span>            :         u32 temp, dpll_ctl1;
<span class="lineNum">    9792 </span>            : 
<span class="lineNum">    9793 </span><span class="lineNoCov">          0 :         temp = I915_READ(DPLL_CTRL2) &amp; DPLL_CTRL2_DDI_CLK_SEL_MASK(port);</span>
<span class="lineNum">    9794 </span><span class="lineNoCov">          0 :         pipe_config-&gt;ddi_pll_sel = temp &gt;&gt; (port * 3 + 1);</span>
<span class="lineNum">    9795 </span>            : 
<span class="lineNum">    9796 </span><span class="lineNoCov">          0 :         switch (pipe_config-&gt;ddi_pll_sel) {</span>
<span class="lineNum">    9797 </span>            :         case SKL_DPLL0:
<span class="lineNum">    9798 </span>            :                 /*
<span class="lineNum">    9799 </span>            :                  * On SKL the eDP DPLL (DPLL0 as we don't use SSC) is not part
<span class="lineNum">    9800 </span>            :                  * of the shared DPLL framework and thus needs to be read out
<span class="lineNum">    9801 </span>            :                  * separately
<span class="lineNum">    9802 </span>            :                  */
<span class="lineNum">    9803 </span><span class="lineNoCov">          0 :                 dpll_ctl1 = I915_READ(DPLL_CTRL1);</span>
<span class="lineNum">    9804 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;dpll_hw_state.ctrl1 = dpll_ctl1 &amp; 0x3f;</span>
<span class="lineNum">    9805 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9806 </span>            :         case SKL_DPLL1:
<span class="lineNum">    9807 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_SKL_DPLL1;</span>
<span class="lineNum">    9808 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9809 </span>            :         case SKL_DPLL2:
<span class="lineNum">    9810 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_SKL_DPLL2;</span>
<span class="lineNum">    9811 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9812 </span>            :         case SKL_DPLL3:
<span class="lineNum">    9813 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_SKL_DPLL3;</span>
<span class="lineNum">    9814 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9815 </span>            :         }
<a name="9816"><span class="lineNum">    9816 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9817 </span>            : 
<span class="lineNum">    9818 </span><span class="lineNoCov">          0 : static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    9819 </span>            :                                 enum port port,
<span class="lineNum">    9820 </span>            :                                 struct intel_crtc_state *pipe_config)
<span class="lineNum">    9821 </span>            : {
<span class="lineNum">    9822 </span><span class="lineNoCov">          0 :         pipe_config-&gt;ddi_pll_sel = I915_READ(PORT_CLK_SEL(port));</span>
<span class="lineNum">    9823 </span>            : 
<span class="lineNum">    9824 </span><span class="lineNoCov">          0 :         switch (pipe_config-&gt;ddi_pll_sel) {</span>
<span class="lineNum">    9825 </span>            :         case PORT_CLK_SEL_WRPLL1:
<span class="lineNum">    9826 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_WRPLL1;</span>
<span class="lineNum">    9827 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9828 </span>            :         case PORT_CLK_SEL_WRPLL2:
<span class="lineNum">    9829 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_WRPLL2;</span>
<span class="lineNum">    9830 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9831 </span>            :         case PORT_CLK_SEL_SPLL:
<span class="lineNum">    9832 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;shared_dpll = DPLL_ID_SPLL;</span>
<span class="lineNum">    9833 </span><span class="lineNoCov">          0 :         }</span>
<a name="9834"><span class="lineNum">    9834 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9835 </span>            : 
<span class="lineNum">    9836 </span><span class="lineNoCov">          0 : static void haswell_get_ddi_port_state(struct intel_crtc *crtc,</span>
<span class="lineNum">    9837 </span>            :                                        struct intel_crtc_state *pipe_config)
<span class="lineNum">    9838 </span>            : {
<span class="lineNum">    9839 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9840 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9841 </span>            :         struct intel_shared_dpll *pll;
<span class="lineNum">    9842 </span>            :         enum port port;
<span class="lineNum">    9843 </span>            :         uint32_t tmp;
<span class="lineNum">    9844 </span>            : 
<span class="lineNum">    9845 </span><span class="lineNoCov">          0 :         tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config-&gt;cpu_transcoder));</span>
<span class="lineNum">    9846 </span>            : 
<span class="lineNum">    9847 </span><span class="lineNoCov">          0 :         port = (tmp &amp; TRANS_DDI_PORT_MASK) &gt;&gt; TRANS_DDI_PORT_SHIFT;</span>
<span class="lineNum">    9848 </span>            : 
<span class="lineNum">    9849 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">    9850 </span><span class="lineNoCov">          0 :                 skylake_get_ddi_pll(dev_priv, port, pipe_config);</span>
<span class="lineNum">    9851 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">    9852 </span><span class="lineNoCov">          0 :                 bxt_get_ddi_pll(dev_priv, port, pipe_config);</span>
<span class="lineNum">    9853 </span>            :         else
<span class="lineNum">    9854 </span><span class="lineNoCov">          0 :                 haswell_get_ddi_pll(dev_priv, port, pipe_config);</span>
<span class="lineNum">    9855 </span>            : 
<span class="lineNum">    9856 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;shared_dpll &gt;= 0) {</span>
<span class="lineNum">    9857 </span><span class="lineNoCov">          0 :                 pll = &amp;dev_priv-&gt;shared_dplls[pipe_config-&gt;shared_dpll];</span>
<span class="lineNum">    9858 </span>            : 
<span class="lineNum">    9859 </span><span class="lineNoCov">          0 :                 WARN_ON(!pll-&gt;get_hw_state(dev_priv, pll,</span>
<span class="lineNum">    9860 </span>            :                                            &amp;pipe_config-&gt;dpll_hw_state));
<span class="lineNum">    9861 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9862 </span>            : 
<span class="lineNum">    9863 </span>            :         /*
<span class="lineNum">    9864 </span>            :          * Haswell has only FDI/PCH transcoder A. It is which is connected to
<span class="lineNum">    9865 </span>            :          * DDI E. So just check whether this pipe is wired to DDI E and whether
<span class="lineNum">    9866 </span>            :          * the PCH transcoder is on.
<span class="lineNum">    9867 </span>            :          */
<span class="lineNum">    9868 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 9 &amp;&amp;</span>
<span class="lineNum">    9869 </span><span class="lineNoCov">          0 :             (port == PORT_E) &amp;&amp; I915_READ(LPT_TRANSCONF) &amp; TRANS_ENABLE) {</span>
<span class="lineNum">    9870 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;has_pch_encoder = true;</span>
<span class="lineNum">    9871 </span>            : 
<span class="lineNum">    9872 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(FDI_RX_CTL(PIPE_A));</span>
<span class="lineNum">    9873 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK &amp; tmp) &gt;&gt;</span>
<span class="lineNum">    9874 </span><span class="lineNoCov">          0 :                                           FDI_DP_PORT_WIDTH_SHIFT) + 1;</span>
<span class="lineNum">    9875 </span>            : 
<span class="lineNum">    9876 </span><span class="lineNoCov">          0 :                 ironlake_get_fdi_m_n_config(crtc, pipe_config);</span>
<span class="lineNum">    9877 </span><span class="lineNoCov">          0 :         }</span>
<a name="9878"><span class="lineNum">    9878 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9879 </span>            : 
<span class="lineNum">    9880 </span><span class="lineNoCov">          0 : static bool haswell_get_pipe_config(struct intel_crtc *crtc,</span>
<span class="lineNum">    9881 </span>            :                                     struct intel_crtc_state *pipe_config)
<span class="lineNum">    9882 </span>            : {
<span class="lineNum">    9883 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    9884 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9885 </span>            :         enum intel_display_power_domain pfit_domain;
<span class="lineNum">    9886 </span>            :         uint32_t tmp;
<span class="lineNum">    9887 </span>            : 
<span class="lineNum">    9888 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">    9889 </span><span class="lineNoCov">          0 :                                          POWER_DOMAIN_PIPE(crtc-&gt;pipe)))</span>
<span class="lineNum">    9890 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    9891 </span>            : 
<span class="lineNum">    9892 </span><span class="lineNoCov">          0 :         pipe_config-&gt;cpu_transcoder = (enum transcoder) crtc-&gt;pipe;</span>
<span class="lineNum">    9893 </span><span class="lineNoCov">          0 :         pipe_config-&gt;shared_dpll = DPLL_ID_PRIVATE;</span>
<span class="lineNum">    9894 </span>            : 
<span class="lineNum">    9895 </span><span class="lineNoCov">          0 :         tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));</span>
<span class="lineNum">    9896 </span><span class="lineNoCov">          0 :         if (tmp &amp; TRANS_DDI_FUNC_ENABLE) {</span>
<span class="lineNum">    9897 </span>            :                 enum pipe trans_edp_pipe;
<span class="lineNum">    9898 </span><span class="lineNoCov">          0 :                 switch (tmp &amp; TRANS_DDI_EDP_INPUT_MASK) {</span>
<span class="lineNum">    9899 </span>            :                 default:
<span class="lineNum">    9900 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;unknown pipe linked to edp transcoder\n&quot;);</span>
<span class="lineNum">    9901 </span>            :                 case TRANS_DDI_EDP_INPUT_A_ONOFF:
<span class="lineNum">    9902 </span>            :                 case TRANS_DDI_EDP_INPUT_A_ON:
<span class="lineNum">    9903 </span>            :                         trans_edp_pipe = PIPE_A;
<span class="lineNum">    9904 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    9905 </span>            :                 case TRANS_DDI_EDP_INPUT_B_ONOFF:
<span class="lineNum">    9906 </span>            :                         trans_edp_pipe = PIPE_B;
<span class="lineNum">    9907 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    9908 </span>            :                 case TRANS_DDI_EDP_INPUT_C_ONOFF:
<span class="lineNum">    9909 </span>            :                         trans_edp_pipe = PIPE_C;
<span class="lineNum">    9910 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    9911 </span>            :                 }
<span class="lineNum">    9912 </span>            : 
<span class="lineNum">    9913 </span><span class="lineNoCov">          0 :                 if (trans_edp_pipe == crtc-&gt;pipe)</span>
<span class="lineNum">    9914 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;cpu_transcoder = TRANSCODER_EDP;</span>
<span class="lineNum">    9915 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9916 </span>            : 
<span class="lineNum">    9917 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">    9918 </span><span class="lineNoCov">          0 :                         POWER_DOMAIN_TRANSCODER(pipe_config-&gt;cpu_transcoder)))</span>
<span class="lineNum">    9919 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    9920 </span>            : 
<span class="lineNum">    9921 </span><span class="lineNoCov">          0 :         tmp = I915_READ(PIPECONF(pipe_config-&gt;cpu_transcoder));</span>
<span class="lineNum">    9922 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; PIPECONF_ENABLE))</span>
<span class="lineNum">    9923 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    9924 </span>            : 
<span class="lineNum">    9925 </span><span class="lineNoCov">          0 :         haswell_get_ddi_port_state(crtc, pipe_config);</span>
<span class="lineNum">    9926 </span>            : 
<span class="lineNum">    9927 </span><span class="lineNoCov">          0 :         intel_get_pipe_timings(crtc, pipe_config);</span>
<span class="lineNum">    9928 </span>            : 
<span class="lineNum">    9929 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    9930 </span><span class="lineNoCov">          0 :                 skl_init_scalers(dev, crtc, pipe_config);</span>
<span class="lineNum">    9931 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9932 </span>            : 
<span class="lineNum">    9933 </span><span class="lineNoCov">          0 :         pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc-&gt;pipe);</span>
<span class="lineNum">    9934 </span>            : 
<span class="lineNum">    9935 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    9936 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;scaler_state.scaler_id = -1;</span>
<span class="lineNum">    9937 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;scaler_state.scaler_users &amp;= ~(1 &lt;&lt; SKL_CRTC_INDEX);</span>
<span class="lineNum">    9938 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9939 </span>            : 
<span class="lineNum">    9940 </span><span class="lineNoCov">          0 :         if (intel_display_power_is_enabled(dev_priv, pfit_domain)) {</span>
<span class="lineNum">    9941 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    9942 </span><span class="lineNoCov">          0 :                         skylake_get_pfit_config(crtc, pipe_config);</span>
<span class="lineNum">    9943 </span>            :                 else
<span class="lineNum">    9944 </span><span class="lineNoCov">          0 :                         ironlake_get_pfit_config(crtc, pipe_config);</span>
<span class="lineNum">    9945 </span>            :         }
<span class="lineNum">    9946 </span>            : 
<span class="lineNum">    9947 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev))</span>
<span class="lineNum">    9948 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;ips_enabled = hsw_crtc_supports_ips(crtc) &amp;&amp;</span>
<span class="lineNum">    9949 </span><span class="lineNoCov">          0 :                         (I915_READ(IPS_CTL) &amp; IPS_ENABLE);</span>
<span class="lineNum">    9950 </span>            : 
<span class="lineNum">    9951 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;cpu_transcoder != TRANSCODER_EDP) {</span>
<span class="lineNum">    9952 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pixel_multiplier =</span>
<span class="lineNum">    9953 </span><span class="lineNoCov">          0 :                         I915_READ(PIPE_MULT(pipe_config-&gt;cpu_transcoder)) + 1;</span>
<span class="lineNum">    9954 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    9955 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pixel_multiplier = 1;</span>
<span class="lineNum">    9956 </span>            :         }
<span class="lineNum">    9957 </span>            : 
<span class="lineNum">    9958 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="9959"><span class="lineNum">    9959 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    9960 </span>            : 
<span class="lineNum">    9961 </span><span class="lineNoCov">          0 : static void i845_update_cursor(struct drm_crtc *crtc, u32 base, bool on)</span>
<span class="lineNum">    9962 </span>            : {
<span class="lineNum">    9963 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    9964 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    9965 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    9966 </span>            :         uint32_t cntl = 0, size = 0;
<span class="lineNum">    9967 </span>            : 
<span class="lineNum">    9968 </span><span class="lineNoCov">          0 :         if (on) {</span>
<span class="lineNum">    9969 </span><span class="lineNoCov">          0 :                 unsigned int width = intel_crtc-&gt;base.cursor-&gt;state-&gt;crtc_w;</span>
<span class="lineNum">    9970 </span><span class="lineNoCov">          0 :                 unsigned int height = intel_crtc-&gt;base.cursor-&gt;state-&gt;crtc_h;</span>
<span class="lineNum">    9971 </span><span class="lineNoCov">          0 :                 unsigned int stride = roundup_pow_of_two(width) * 4;</span>
<span class="lineNum">    9972 </span>            : 
<span class="lineNum">    9973 </span><span class="lineNoCov">          0 :                 switch (stride) {</span>
<span class="lineNum">    9974 </span>            :                 default:
<span class="lineNum">    9975 </span><span class="lineNoCov">          0 :                         WARN_ONCE(1, &quot;Invalid cursor width/stride, width=%u, stride=%u\n&quot;,</span>
<span class="lineNum">    9976 </span>            :                                   width, stride);
<span class="lineNum">    9977 </span><span class="lineNoCov">          0 :                         stride = 256;</span>
<span class="lineNum">    9978 </span>            :                         /* fallthrough */
<span class="lineNum">    9979 </span>            :                 case 256:
<span class="lineNum">    9980 </span>            :                 case 512:
<span class="lineNum">    9981 </span>            :                 case 1024:
<span class="lineNum">    9982 </span>            :                 case 2048:
<span class="lineNum">    9983 </span>            :                         break;
<span class="lineNum">    9984 </span>            :                 }
<span class="lineNum">    9985 </span>            : 
<span class="lineNum">    9986 </span>            :                 cntl |= CURSOR_ENABLE |
<span class="lineNum">    9987 </span>            :                         CURSOR_GAMMA_ENABLE |
<span class="lineNum">    9988 </span><span class="lineNoCov">          0 :                         CURSOR_FORMAT_ARGB |</span>
<span class="lineNum">    9989 </span><span class="lineNoCov">          0 :                         CURSOR_STRIDE(stride);</span>
<span class="lineNum">    9990 </span>            : 
<span class="lineNum">    9991 </span><span class="lineNoCov">          0 :                 size = (height &lt;&lt; 12) | width;</span>
<span class="lineNum">    9992 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9993 </span>            : 
<span class="lineNum">    9994 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;cursor_cntl != 0 &amp;&amp;</span>
<span class="lineNum">    9995 </span><span class="lineNoCov">          0 :             (intel_crtc-&gt;cursor_base != base ||</span>
<span class="lineNum">    9996 </span><span class="lineNoCov">          0 :              intel_crtc-&gt;cursor_size != size ||</span>
<span class="lineNum">    9997 </span><span class="lineNoCov">          0 :              intel_crtc-&gt;cursor_cntl != cntl)) {</span>
<span class="lineNum">    9998 </span>            :                 /* On these chipsets we can only modify the base/size/stride
<span class="lineNum">    9999 </span>            :                  * whilst the cursor is disabled.
<span class="lineNum">   10000 </span>            :                  */
<span class="lineNum">   10001 </span><span class="lineNoCov">          0 :                 I915_WRITE(CURCNTR(PIPE_A), 0);</span>
<span class="lineNum">   10002 </span><span class="lineNoCov">          0 :                 POSTING_READ(CURCNTR(PIPE_A));</span>
<span class="lineNum">   10003 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;cursor_cntl = 0;</span>
<span class="lineNum">   10004 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10005 </span>            : 
<span class="lineNum">   10006 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;cursor_base != base) {</span>
<span class="lineNum">   10007 </span><span class="lineNoCov">          0 :                 I915_WRITE(CURBASE(PIPE_A), base);</span>
<span class="lineNum">   10008 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;cursor_base = base;</span>
<span class="lineNum">   10009 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10010 </span>            : 
<span class="lineNum">   10011 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;cursor_size != size) {</span>
<span class="lineNum">   10012 </span><span class="lineNoCov">          0 :                 I915_WRITE(CURSIZE, size);</span>
<span class="lineNum">   10013 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;cursor_size = size;</span>
<span class="lineNum">   10014 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10015 </span>            : 
<span class="lineNum">   10016 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;cursor_cntl != cntl) {</span>
<span class="lineNum">   10017 </span><span class="lineNoCov">          0 :                 I915_WRITE(CURCNTR(PIPE_A), cntl);</span>
<span class="lineNum">   10018 </span><span class="lineNoCov">          0 :                 POSTING_READ(CURCNTR(PIPE_A));</span>
<span class="lineNum">   10019 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;cursor_cntl = cntl;</span>
<span class="lineNum">   10020 </span><span class="lineNoCov">          0 :         }</span>
<a name="10021"><span class="lineNum">   10021 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10022 </span>            : 
<span class="lineNum">   10023 </span><span class="lineNoCov">          0 : static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base, bool on)</span>
<span class="lineNum">   10024 </span>            : {
<span class="lineNum">   10025 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   10026 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10027 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10028 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   10029 </span>            :         uint32_t cntl = 0;
<span class="lineNum">   10030 </span>            : 
<span class="lineNum">   10031 </span><span class="lineNoCov">          0 :         if (on) {</span>
<span class="lineNum">   10032 </span>            :                 cntl = MCURSOR_GAMMA_ENABLE;
<span class="lineNum">   10033 </span><span class="lineNoCov">          0 :                 switch (intel_crtc-&gt;base.cursor-&gt;state-&gt;crtc_w) {</span>
<span class="lineNum">   10034 </span>            :                         case 64:
<span class="lineNum">   10035 </span>            :                                 cntl |= CURSOR_MODE_64_ARGB_AX;
<span class="lineNum">   10036 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">   10037 </span>            :                         case 128:
<span class="lineNum">   10038 </span>            :                                 cntl |= CURSOR_MODE_128_ARGB_AX;
<span class="lineNum">   10039 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">   10040 </span>            :                         case 256:
<span class="lineNum">   10041 </span>            :                                 cntl |= CURSOR_MODE_256_ARGB_AX;
<span class="lineNum">   10042 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">   10043 </span>            :                         default:
<span class="lineNum">   10044 </span><span class="lineNoCov">          0 :                                 MISSING_CASE(intel_crtc-&gt;base.cursor-&gt;state-&gt;crtc_w);</span>
<span class="lineNum">   10045 </span><span class="lineNoCov">          0 :                                 return;</span>
<span class="lineNum">   10046 </span>            :                 }
<span class="lineNum">   10047 </span><span class="lineNoCov">          0 :                 cntl |= pipe &lt;&lt; 28; /* Connect to correct pipe */</span>
<span class="lineNum">   10048 </span>            : 
<span class="lineNum">   10049 </span><span class="lineNoCov">          0 :                 if (HAS_DDI(dev))</span>
<span class="lineNum">   10050 </span><span class="lineNoCov">          0 :                         cntl |= CURSOR_PIPE_CSC_ENABLE;</span>
<span class="lineNum">   10051 </span>            :         }
<span class="lineNum">   10052 </span>            : 
<span class="lineNum">   10053 </span><span class="lineNoCov">          0 :         if (crtc-&gt;cursor-&gt;state-&gt;rotation == BIT(DRM_ROTATE_180))</span>
<span class="lineNum">   10054 </span><span class="lineNoCov">          0 :                 cntl |= CURSOR_ROTATE_180;</span>
<span class="lineNum">   10055 </span>            : 
<span class="lineNum">   10056 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;cursor_cntl != cntl) {</span>
<span class="lineNum">   10057 </span><span class="lineNoCov">          0 :                 I915_WRITE(CURCNTR(pipe), cntl);</span>
<span class="lineNum">   10058 </span><span class="lineNoCov">          0 :                 POSTING_READ(CURCNTR(pipe));</span>
<span class="lineNum">   10059 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;cursor_cntl = cntl;</span>
<span class="lineNum">   10060 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10061 </span>            : 
<span class="lineNum">   10062 </span>            :         /* and commit changes on next vblank */
<span class="lineNum">   10063 </span><span class="lineNoCov">          0 :         I915_WRITE(CURBASE(pipe), base);</span>
<span class="lineNum">   10064 </span><span class="lineNoCov">          0 :         POSTING_READ(CURBASE(pipe));</span>
<span class="lineNum">   10065 </span>            : 
<span class="lineNum">   10066 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;cursor_base = base;</span>
<span class="lineNum">   10067 </span><span class="lineNoCov">          0 : }</span>
<a name="10068"><span class="lineNum">   10068 </span>            : </a>
<span class="lineNum">   10069 </span>            : /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
<span class="lineNum">   10070 </span><span class="lineNoCov">          0 : static void intel_crtc_update_cursor(struct drm_crtc *crtc,</span>
<span class="lineNum">   10071 </span>            :                                      bool on)
<span class="lineNum">   10072 </span>            : {
<span class="lineNum">   10073 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   10074 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10075 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10076 </span><span class="lineNoCov">          0 :         int pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   10077 </span><span class="lineNoCov">          0 :         struct drm_plane_state *cursor_state = crtc-&gt;cursor-&gt;state;</span>
<span class="lineNum">   10078 </span><span class="lineNoCov">          0 :         int x = cursor_state-&gt;crtc_x;</span>
<span class="lineNum">   10079 </span><span class="lineNoCov">          0 :         int y = cursor_state-&gt;crtc_y;</span>
<span class="lineNum">   10080 </span>            :         u32 base = 0, pos = 0;
<span class="lineNum">   10081 </span>            : 
<span class="lineNum">   10082 </span><span class="lineNoCov">          0 :         base = intel_crtc-&gt;cursor_addr;</span>
<span class="lineNum">   10083 </span>            : 
<span class="lineNum">   10084 </span><span class="lineNoCov">          0 :         if (x &gt;= intel_crtc-&gt;config-&gt;pipe_src_w)</span>
<span class="lineNum">   10085 </span><span class="lineNoCov">          0 :                 on = false;</span>
<span class="lineNum">   10086 </span>            : 
<span class="lineNum">   10087 </span><span class="lineNoCov">          0 :         if (y &gt;= intel_crtc-&gt;config-&gt;pipe_src_h)</span>
<span class="lineNum">   10088 </span><span class="lineNoCov">          0 :                 on = false;</span>
<span class="lineNum">   10089 </span>            : 
<span class="lineNum">   10090 </span><span class="lineNoCov">          0 :         if (x &lt; 0) {</span>
<span class="lineNum">   10091 </span><span class="lineNoCov">          0 :                 if (x + cursor_state-&gt;crtc_w &lt;= 0)</span>
<span class="lineNum">   10092 </span><span class="lineNoCov">          0 :                         on = false;</span>
<span class="lineNum">   10093 </span>            : 
<span class="lineNum">   10094 </span>            :                 pos |= CURSOR_POS_SIGN &lt;&lt; CURSOR_X_SHIFT;
<span class="lineNum">   10095 </span><span class="lineNoCov">          0 :                 x = -x;</span>
<span class="lineNum">   10096 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10097 </span><span class="lineNoCov">          0 :         pos |= x &lt;&lt; CURSOR_X_SHIFT;</span>
<span class="lineNum">   10098 </span>            : 
<span class="lineNum">   10099 </span><span class="lineNoCov">          0 :         if (y &lt; 0) {</span>
<span class="lineNum">   10100 </span><span class="lineNoCov">          0 :                 if (y + cursor_state-&gt;crtc_h &lt;= 0)</span>
<span class="lineNum">   10101 </span><span class="lineNoCov">          0 :                         on = false;</span>
<span class="lineNum">   10102 </span>            : 
<span class="lineNum">   10103 </span><span class="lineNoCov">          0 :                 pos |= CURSOR_POS_SIGN &lt;&lt; CURSOR_Y_SHIFT;</span>
<span class="lineNum">   10104 </span><span class="lineNoCov">          0 :                 y = -y;</span>
<span class="lineNum">   10105 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10106 </span><span class="lineNoCov">          0 :         pos |= y &lt;&lt; CURSOR_Y_SHIFT;</span>
<span class="lineNum">   10107 </span>            : 
<span class="lineNum">   10108 </span><span class="lineNoCov">          0 :         I915_WRITE(CURPOS(pipe), pos);</span>
<span class="lineNum">   10109 </span>            : 
<span class="lineNum">   10110 </span>            :         /* ILK+ do this automagically */
<span class="lineNum">   10111 </span><span class="lineNoCov">          0 :         if (HAS_GMCH_DISPLAY(dev) &amp;&amp;</span>
<span class="lineNum">   10112 </span><span class="lineNoCov">          0 :             crtc-&gt;cursor-&gt;state-&gt;rotation == BIT(DRM_ROTATE_180)) {</span>
<span class="lineNum">   10113 </span><span class="lineNoCov">          0 :                 base += (cursor_state-&gt;crtc_h *</span>
<span class="lineNum">   10114 </span><span class="lineNoCov">          0 :                          cursor_state-&gt;crtc_w - 1) * 4;</span>
<span class="lineNum">   10115 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10116 </span>            : 
<span class="lineNum">   10117 </span><span class="lineNoCov">          0 :         if (IS_845G(dev) || IS_I865G(dev))</span>
<span class="lineNum">   10118 </span><span class="lineNoCov">          0 :                 i845_update_cursor(crtc, base, on);</span>
<span class="lineNum">   10119 </span>            :         else
<span class="lineNum">   10120 </span><span class="lineNoCov">          0 :                 i9xx_update_cursor(crtc, base, on);</span>
<a name="10121"><span class="lineNum">   10121 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10122 </span>            : 
<span class="lineNum">   10123 </span><span class="lineNoCov">          0 : static bool cursor_size_ok(struct drm_device *dev,</span>
<span class="lineNum">   10124 </span>            :                            uint32_t width, uint32_t height)
<span class="lineNum">   10125 </span>            : {
<span class="lineNum">   10126 </span><span class="lineNoCov">          0 :         if (width == 0 || height == 0)</span>
<span class="lineNum">   10127 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   10128 </span>            : 
<span class="lineNum">   10129 </span>            :         /*
<span class="lineNum">   10130 </span>            :          * 845g/865g are special in that they are only limited by
<span class="lineNum">   10131 </span>            :          * the width of their cursors, the height is arbitrary up to
<span class="lineNum">   10132 </span>            :          * the precision of the register. Everything else requires
<span class="lineNum">   10133 </span>            :          * square cursors, limited to a few power-of-two sizes.
<span class="lineNum">   10134 </span>            :          */
<span class="lineNum">   10135 </span><span class="lineNoCov">          0 :         if (IS_845G(dev) || IS_I865G(dev)) {</span>
<span class="lineNum">   10136 </span><span class="lineNoCov">          0 :                 if ((width &amp; 63) != 0)</span>
<span class="lineNum">   10137 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">   10138 </span>            : 
<span class="lineNum">   10139 </span><span class="lineNoCov">          0 :                 if (width &gt; (IS_845G(dev) ? 64 : 512))</span>
<span class="lineNum">   10140 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">   10141 </span>            : 
<span class="lineNum">   10142 </span><span class="lineNoCov">          0 :                 if (height &gt; 1023)</span>
<span class="lineNum">   10143 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">   10144 </span>            :         } else {
<span class="lineNum">   10145 </span><span class="lineNoCov">          0 :                 switch (width | height) {</span>
<span class="lineNum">   10146 </span>            :                 case 256:
<span class="lineNum">   10147 </span>            :                 case 128:
<span class="lineNum">   10148 </span><span class="lineNoCov">          0 :                         if (IS_GEN2(dev))</span>
<span class="lineNum">   10149 </span><span class="lineNoCov">          0 :                                 return false;</span>
<span class="lineNum">   10150 </span>            :                 case 64:
<span class="lineNum">   10151 </span>            :                         break;
<span class="lineNum">   10152 </span>            :                 default:
<span class="lineNum">   10153 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">   10154 </span>            :                 }
<span class="lineNum">   10155 </span>            :         }
<span class="lineNum">   10156 </span>            : 
<span class="lineNum">   10157 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="10158"><span class="lineNum">   10158 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10159 </span>            : 
<span class="lineNum">   10160 </span><span class="lineNoCov">          0 : static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,</span>
<span class="lineNum">   10161 </span>            :                                  u16 *blue, uint32_t start, uint32_t size)
<span class="lineNum">   10162 </span>            : {
<span class="lineNum">   10163 </span><span class="lineNoCov">          0 :         int end = (start + size &gt; 256) ? 256 : start + size, i;</span>
<span class="lineNum">   10164 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10165 </span>            : 
<span class="lineNum">   10166 </span><span class="lineNoCov">          0 :         for (i = start; i &lt; end; i++) {</span>
<span class="lineNum">   10167 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;lut_r[i] = red[i] &gt;&gt; 8;</span>
<span class="lineNum">   10168 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;lut_g[i] = green[i] &gt;&gt; 8;</span>
<span class="lineNum">   10169 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;lut_b[i] = blue[i] &gt;&gt; 8;</span>
<span class="lineNum">   10170 </span>            :         }
<span class="lineNum">   10171 </span>            : 
<span class="lineNum">   10172 </span><span class="lineNoCov">          0 :         intel_crtc_load_lut(crtc);</span>
<span class="lineNum">   10173 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10174 </span>            : 
<span class="lineNum">   10175 </span>            : /* VESA 640x480x72Hz mode to set on the pipe */
<span class="lineNum">   10176 </span>            : static struct drm_display_mode load_detect_mode = {
<span class="lineNum">   10177 </span>            :         DRM_MODE(&quot;640x480&quot;, DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
<span class="lineNum">   10178 </span>            :                  704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
<span class="lineNum">   10179 </span>            : };
<a name="10180"><span class="lineNum">   10180 </span>            : </a>
<span class="lineNum">   10181 </span>            : struct drm_framebuffer *
<span class="lineNum">   10182 </span><span class="lineNoCov">          0 : __intel_framebuffer_create(struct drm_device *dev,</span>
<span class="lineNum">   10183 </span>            :                            struct drm_mode_fb_cmd2 *mode_cmd,
<span class="lineNum">   10184 </span>            :                            struct drm_i915_gem_object *obj)
<span class="lineNum">   10185 </span>            : {
<span class="lineNum">   10186 </span>            :         struct intel_framebuffer *intel_fb;
<span class="lineNum">   10187 </span>            :         int ret;
<span class="lineNum">   10188 </span>            : 
<span class="lineNum">   10189 </span><span class="lineNoCov">          0 :         intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);</span>
<span class="lineNum">   10190 </span><span class="lineNoCov">          0 :         if (!intel_fb) {</span>
<span class="lineNum">   10191 </span><span class="lineNoCov">          0 :                 drm_gem_object_unreference(&amp;obj-&gt;base);</span>
<span class="lineNum">   10192 </span><span class="lineNoCov">          0 :                 return ERR_PTR(-ENOMEM);</span>
<span class="lineNum">   10193 </span>            :         }
<span class="lineNum">   10194 </span>            : 
<span class="lineNum">   10195 </span><span class="lineNoCov">          0 :         ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);</span>
<span class="lineNum">   10196 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10197 </span>            :                 goto err;
<span class="lineNum">   10198 </span>            : 
<span class="lineNum">   10199 </span><span class="lineNoCov">          0 :         return &amp;intel_fb-&gt;base;</span>
<span class="lineNum">   10200 </span>            : err:
<span class="lineNum">   10201 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;obj-&gt;base);</span>
<span class="lineNum">   10202 </span><span class="lineNoCov">          0 :         kfree(intel_fb);</span>
<span class="lineNum">   10203 </span>            : 
<span class="lineNum">   10204 </span><span class="lineNoCov">          0 :         return ERR_PTR(ret);</span>
<span class="lineNum">   10205 </span><span class="lineNoCov">          0 : }</span>
<a name="10206"><span class="lineNum">   10206 </span>            : </a>
<span class="lineNum">   10207 </span>            : static struct drm_framebuffer *
<span class="lineNum">   10208 </span><span class="lineNoCov">          0 : intel_framebuffer_create(struct drm_device *dev,</span>
<span class="lineNum">   10209 </span>            :                          struct drm_mode_fb_cmd2 *mode_cmd,
<span class="lineNum">   10210 </span>            :                          struct drm_i915_gem_object *obj)
<span class="lineNum">   10211 </span>            : {
<span class="lineNum">   10212 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">   10213 </span>            :         int ret;
<span class="lineNum">   10214 </span>            : 
<span class="lineNum">   10215 </span><span class="lineNoCov">          0 :         ret = i915_mutex_lock_interruptible(dev);</span>
<span class="lineNum">   10216 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10217 </span><span class="lineNoCov">          0 :                 return ERR_PTR(ret);</span>
<span class="lineNum">   10218 </span><span class="lineNoCov">          0 :         fb = __intel_framebuffer_create(dev, mode_cmd, obj);</span>
<span class="lineNum">   10219 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   10220 </span>            : 
<span class="lineNum">   10221 </span><span class="lineNoCov">          0 :         return fb;</span>
<span class="lineNum">   10222 </span><span class="lineNoCov">          0 : }</span>
<a name="10223"><span class="lineNum">   10223 </span>            : </a>
<span class="lineNum">   10224 </span>            : static u32
<span class="lineNum">   10225 </span><span class="lineNoCov">          0 : intel_framebuffer_pitch_for_width(int width, int bpp)</span>
<span class="lineNum">   10226 </span>            : {
<span class="lineNum">   10227 </span><span class="lineNoCov">          0 :         u32 pitch = DIV_ROUND_UP(width * bpp, 8);</span>
<span class="lineNum">   10228 </span><span class="lineNoCov">          0 :         return roundup2(pitch, 64);</span>
<span class="lineNum">   10229 </span>            : }
<a name="10230"><span class="lineNum">   10230 </span>            : </a>
<span class="lineNum">   10231 </span>            : static u32
<span class="lineNum">   10232 </span><span class="lineNoCov">          0 : intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)</span>
<span class="lineNum">   10233 </span>            : {
<span class="lineNum">   10234 </span><span class="lineNoCov">          0 :         u32 pitch = intel_framebuffer_pitch_for_width(mode-&gt;hdisplay, bpp);</span>
<span class="lineNum">   10235 </span><span class="lineNoCov">          0 :         return PAGE_ALIGN(pitch * mode-&gt;vdisplay);</span>
<span class="lineNum">   10236 </span>            : }
<a name="10237"><span class="lineNum">   10237 </span>            : </a>
<span class="lineNum">   10238 </span>            : static struct drm_framebuffer *
<span class="lineNum">   10239 </span><span class="lineNoCov">          0 : intel_framebuffer_create_for_mode(struct drm_device *dev,</span>
<span class="lineNum">   10240 </span>            :                                   struct drm_display_mode *mode,
<span class="lineNum">   10241 </span>            :                                   int depth, int bpp)
<span class="lineNum">   10242 </span>            : {
<span class="lineNum">   10243 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">   10244 </span><span class="lineNoCov">          0 :         struct drm_mode_fb_cmd2 mode_cmd = { 0 };</span>
<span class="lineNum">   10245 </span>            : 
<span class="lineNum">   10246 </span><span class="lineNoCov">          0 :         obj = i915_gem_alloc_object(dev,</span>
<span class="lineNum">   10247 </span><span class="lineNoCov">          0 :                                     intel_framebuffer_size_for_mode(mode, bpp));</span>
<span class="lineNum">   10248 </span><span class="lineNoCov">          0 :         if (obj == NULL)</span>
<span class="lineNum">   10249 </span><span class="lineNoCov">          0 :                 return ERR_PTR(-ENOMEM);</span>
<span class="lineNum">   10250 </span>            : 
<span class="lineNum">   10251 </span><span class="lineNoCov">          0 :         mode_cmd.width = mode-&gt;hdisplay;</span>
<span class="lineNum">   10252 </span><span class="lineNoCov">          0 :         mode_cmd.height = mode-&gt;vdisplay;</span>
<span class="lineNum">   10253 </span><span class="lineNoCov">          0 :         mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,</span>
<span class="lineNum">   10254 </span>            :                                                                 bpp);
<span class="lineNum">   10255 </span><span class="lineNoCov">          0 :         mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);</span>
<span class="lineNum">   10256 </span>            : 
<span class="lineNum">   10257 </span><span class="lineNoCov">          0 :         return intel_framebuffer_create(dev, &amp;mode_cmd, obj);</span>
<span class="lineNum">   10258 </span><span class="lineNoCov">          0 : }</span>
<a name="10259"><span class="lineNum">   10259 </span>            : </a>
<span class="lineNum">   10260 </span>            : static struct drm_framebuffer *
<span class="lineNum">   10261 </span><span class="lineNoCov">          0 : mode_fits_in_fbdev(struct drm_device *dev,</span>
<span class="lineNum">   10262 </span>            :                    struct drm_display_mode *mode)
<span class="lineNum">   10263 </span>            : {
<span class="lineNum">   10264 </span>            : #ifdef CONFIG_DRM_FBDEV_EMULATION
<span class="lineNum">   10265 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10266 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">   10267 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">   10268 </span>            : 
<span class="lineNum">   10269 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;fbdev)</span>
<span class="lineNum">   10270 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   10271 </span>            : 
<span class="lineNum">   10272 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;fbdev-&gt;fb)</span>
<span class="lineNum">   10273 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   10274 </span>            : 
<span class="lineNum">   10275 </span><span class="lineNoCov">          0 :         obj = dev_priv-&gt;fbdev-&gt;fb-&gt;obj;</span>
<span class="lineNum">   10276 </span><span class="lineNoCov">          0 :         BUG_ON(!obj);</span>
<span class="lineNum">   10277 </span>            : 
<span class="lineNum">   10278 </span><span class="lineNoCov">          0 :         fb = &amp;dev_priv-&gt;fbdev-&gt;fb-&gt;base;</span>
<span class="lineNum">   10279 </span><span class="lineNoCov">          0 :         if (fb-&gt;pitches[0] &lt; intel_framebuffer_pitch_for_width(mode-&gt;hdisplay,</span>
<span class="lineNum">   10280 </span><span class="lineNoCov">          0 :                                                                fb-&gt;bits_per_pixel))</span>
<span class="lineNum">   10281 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   10282 </span>            : 
<span class="lineNum">   10283 </span><span class="lineNoCov">          0 :         if (obj-&gt;base.size &lt; mode-&gt;vdisplay * fb-&gt;pitches[0])</span>
<span class="lineNum">   10284 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   10285 </span>            : 
<span class="lineNum">   10286 </span><span class="lineNoCov">          0 :         return fb;</span>
<span class="lineNum">   10287 </span>            : #else
<span class="lineNum">   10288 </span>            :         return NULL;
<span class="lineNum">   10289 </span>            : #endif
<a name="10290"><span class="lineNum">   10290 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10291 </span>            : 
<span class="lineNum">   10292 </span><span class="lineNoCov">          0 : static int intel_modeset_setup_plane_state(struct drm_atomic_state *state,</span>
<span class="lineNum">   10293 </span>            :                                            struct drm_crtc *crtc,
<span class="lineNum">   10294 </span>            :                                            struct drm_display_mode *mode,
<span class="lineNum">   10295 </span>            :                                            struct drm_framebuffer *fb,
<span class="lineNum">   10296 </span>            :                                            int x, int y)
<span class="lineNum">   10297 </span>            : {
<span class="lineNum">   10298 </span>            :         struct drm_plane_state *plane_state;
<span class="lineNum">   10299 </span><span class="lineNoCov">          0 :         int hdisplay, vdisplay;</span>
<span class="lineNum">   10300 </span>            :         int ret;
<span class="lineNum">   10301 </span>            : 
<span class="lineNum">   10302 </span><span class="lineNoCov">          0 :         plane_state = drm_atomic_get_plane_state(state, crtc-&gt;primary);</span>
<span class="lineNum">   10303 </span><span class="lineNoCov">          0 :         if (IS_ERR(plane_state))</span>
<span class="lineNum">   10304 </span><span class="lineNoCov">          0 :                 return PTR_ERR(plane_state);</span>
<span class="lineNum">   10305 </span>            : 
<span class="lineNum">   10306 </span><span class="lineNoCov">          0 :         if (mode)</span>
<span class="lineNum">   10307 </span><span class="lineNoCov">          0 :                 drm_crtc_get_hv_timing(mode, &amp;hdisplay, &amp;vdisplay);</span>
<span class="lineNum">   10308 </span>            :         else
<span class="lineNum">   10309 </span><span class="lineNoCov">          0 :                 hdisplay = vdisplay = 0;</span>
<span class="lineNum">   10310 </span>            : 
<span class="lineNum">   10311 </span><span class="lineNoCov">          0 :         ret = drm_atomic_set_crtc_for_plane(plane_state, fb ? crtc : NULL);</span>
<span class="lineNum">   10312 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10313 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   10314 </span><span class="lineNoCov">          0 :         drm_atomic_set_fb_for_plane(plane_state, fb);</span>
<span class="lineNum">   10315 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_x = 0;</span>
<span class="lineNum">   10316 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_y = 0;</span>
<span class="lineNum">   10317 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_w = hdisplay;</span>
<span class="lineNum">   10318 </span><span class="lineNoCov">          0 :         plane_state-&gt;crtc_h = vdisplay;</span>
<span class="lineNum">   10319 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_x = x &lt;&lt; 16;</span>
<span class="lineNum">   10320 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_y = y &lt;&lt; 16;</span>
<span class="lineNum">   10321 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_w = hdisplay &lt;&lt; 16;</span>
<span class="lineNum">   10322 </span><span class="lineNoCov">          0 :         plane_state-&gt;src_h = vdisplay &lt;&lt; 16;</span>
<span class="lineNum">   10323 </span>            : 
<span class="lineNum">   10324 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="10325"><span class="lineNum">   10325 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10326 </span>            : 
<span class="lineNum">   10327 </span><span class="lineNoCov">          0 : bool intel_get_load_detect_pipe(struct drm_connector *connector,</span>
<span class="lineNum">   10328 </span>            :                                 struct drm_display_mode *mode,
<span class="lineNum">   10329 </span>            :                                 struct intel_load_detect_pipe *old,
<span class="lineNum">   10330 </span>            :                                 struct drm_modeset_acquire_ctx *ctx)
<span class="lineNum">   10331 </span>            : {
<span class="lineNum">   10332 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">   10333 </span>            :         struct intel_encoder *intel_encoder =
<span class="lineNum">   10334 </span><span class="lineNoCov">          0 :                 intel_attached_encoder(connector);</span>
<span class="lineNum">   10335 </span>            :         struct drm_crtc *possible_crtc;
<span class="lineNum">   10336 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">   10337 </span>            :         struct drm_crtc *crtc = NULL;
<span class="lineNum">   10338 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">   10339 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">   10340 </span><span class="lineNoCov">          0 :         struct drm_mode_config *config = &amp;dev-&gt;mode_config;</span>
<span class="lineNum">   10341 </span>            :         struct drm_atomic_state *state = NULL;
<span class="lineNum">   10342 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">   10343 </span>            :         struct intel_crtc_state *crtc_state;
<span class="lineNum">   10344 </span>            :         int ret, i = -1;
<span class="lineNum">   10345 </span>            : 
<span class="lineNum">   10346 </span><span class="lineNoCov">          0 :         DRM_DEBUG_KMS(&quot;[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n&quot;,</span>
<span class="lineNum">   10347 </span>            :                       connector-&gt;base.id, connector-&gt;name,
<span class="lineNum">   10348 </span>            :                       encoder-&gt;base.id, encoder-&gt;name);
<span class="lineNum">   10349 </span>            : 
<span class="lineNum">   10350 </span>            : retry:
<span class="lineNum">   10351 </span><span class="lineNoCov">          0 :         ret = drm_modeset_lock(&amp;config-&gt;connection_mutex, ctx);</span>
<span class="lineNum">   10352 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10353 </span>            :                 goto fail;
<span class="lineNum">   10354 </span>            : 
<span class="lineNum">   10355 </span>            :         /*
<span class="lineNum">   10356 </span>            :          * Algorithm gets a little messy:
<span class="lineNum">   10357 </span>            :          *
<span class="lineNum">   10358 </span>            :          *   - if the connector already has an assigned crtc, use it (but make
<span class="lineNum">   10359 </span>            :          *     sure it's on first)
<span class="lineNum">   10360 </span>            :          *
<span class="lineNum">   10361 </span>            :          *   - try to find the first unused crtc that can drive this connector,
<span class="lineNum">   10362 </span>            :          *     and use that if we find one
<span class="lineNum">   10363 </span>            :          */
<span class="lineNum">   10364 </span>            : 
<span class="lineNum">   10365 </span>            :         /* See if we already have a CRTC for this connector */
<span class="lineNum">   10366 </span><span class="lineNoCov">          0 :         if (encoder-&gt;crtc) {</span>
<span class="lineNum">   10367 </span>            :                 crtc = encoder-&gt;crtc;
<span class="lineNum">   10368 </span>            : 
<span class="lineNum">   10369 </span><span class="lineNoCov">          0 :                 ret = drm_modeset_lock(&amp;crtc-&gt;mutex, ctx);</span>
<span class="lineNum">   10370 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   10371 </span>            :                         goto fail;
<span class="lineNum">   10372 </span><span class="lineNoCov">          0 :                 ret = drm_modeset_lock(&amp;crtc-&gt;primary-&gt;mutex, ctx);</span>
<span class="lineNum">   10373 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   10374 </span>            :                         goto fail;
<span class="lineNum">   10375 </span>            : 
<span class="lineNum">   10376 </span><span class="lineNoCov">          0 :                 old-&gt;dpms_mode = connector-&gt;dpms;</span>
<span class="lineNum">   10377 </span><span class="lineNoCov">          0 :                 old-&gt;load_detect_temp = false;</span>
<span class="lineNum">   10378 </span>            : 
<span class="lineNum">   10379 </span>            :                 /* Make sure the crtc and connector are running */
<span class="lineNum">   10380 </span><span class="lineNoCov">          0 :                 if (connector-&gt;dpms != DRM_MODE_DPMS_ON)</span>
<span class="lineNum">   10381 </span><span class="lineNoCov">          0 :                         connector-&gt;funcs-&gt;dpms(connector, DRM_MODE_DPMS_ON);</span>
<span class="lineNum">   10382 </span>            : 
<span class="lineNum">   10383 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   10384 </span>            :         }
<span class="lineNum">   10385 </span>            : 
<span class="lineNum">   10386 </span>            :         /* Find an unused one (if possible) */
<span class="lineNum">   10387 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, possible_crtc) {</span>
<span class="lineNum">   10388 </span><span class="lineNoCov">          0 :                 i++;</span>
<span class="lineNum">   10389 </span><span class="lineNoCov">          0 :                 if (!(encoder-&gt;possible_crtcs &amp; (1 &lt;&lt; i)))</span>
<span class="lineNum">   10390 </span>            :                         continue;
<span class="lineNum">   10391 </span><span class="lineNoCov">          0 :                 if (possible_crtc-&gt;state-&gt;enable)</span>
<span class="lineNum">   10392 </span>            :                         continue;
<span class="lineNum">   10393 </span>            : 
<span class="lineNum">   10394 </span>            :                 crtc = possible_crtc;
<span class="lineNum">   10395 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   10396 </span>            :         }
<span class="lineNum">   10397 </span>            : 
<span class="lineNum">   10398 </span>            :         /*
<span class="lineNum">   10399 </span>            :          * If we didn't find an unused CRTC, don't use any.
<span class="lineNum">   10400 </span>            :          */
<span class="lineNum">   10401 </span><span class="lineNoCov">          0 :         if (!crtc) {</span>
<span class="lineNum">   10402 </span>            :                 DRM_DEBUG_KMS(&quot;no pipe available for load-detect\n&quot;);
<span class="lineNum">   10403 </span>            :                 goto fail;
<span class="lineNum">   10404 </span>            :         }
<span class="lineNum">   10405 </span>            : 
<span class="lineNum">   10406 </span><span class="lineNoCov">          0 :         ret = drm_modeset_lock(&amp;crtc-&gt;mutex, ctx);</span>
<span class="lineNum">   10407 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10408 </span>            :                 goto fail;
<span class="lineNum">   10409 </span><span class="lineNoCov">          0 :         ret = drm_modeset_lock(&amp;crtc-&gt;primary-&gt;mutex, ctx);</span>
<span class="lineNum">   10410 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10411 </span>            :                 goto fail;
<span class="lineNum">   10412 </span>            : 
<span class="lineNum">   10413 </span><span class="lineNoCov">          0 :         intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10414 </span><span class="lineNoCov">          0 :         old-&gt;dpms_mode = connector-&gt;dpms;</span>
<span class="lineNum">   10415 </span><span class="lineNoCov">          0 :         old-&gt;load_detect_temp = true;</span>
<span class="lineNum">   10416 </span><span class="lineNoCov">          0 :         old-&gt;release_fb = NULL;</span>
<span class="lineNum">   10417 </span>            : 
<span class="lineNum">   10418 </span><span class="lineNoCov">          0 :         state = drm_atomic_state_alloc(dev);</span>
<span class="lineNum">   10419 </span><span class="lineNoCov">          0 :         if (!state)</span>
<span class="lineNum">   10420 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   10421 </span>            : 
<span class="lineNum">   10422 </span><span class="lineNoCov">          0 :         state-&gt;acquire_ctx = ctx;</span>
<span class="lineNum">   10423 </span>            : 
<span class="lineNum">   10424 </span><span class="lineNoCov">          0 :         connector_state = drm_atomic_get_connector_state(state, connector);</span>
<span class="lineNum">   10425 </span><span class="lineNoCov">          0 :         if (IS_ERR(connector_state)) {</span>
<span class="lineNum">   10426 </span><span class="lineNoCov">          0 :                 ret = PTR_ERR(connector_state);</span>
<span class="lineNum">   10427 </span><span class="lineNoCov">          0 :                 goto fail;</span>
<span class="lineNum">   10428 </span>            :         }
<span class="lineNum">   10429 </span>            : 
<span class="lineNum">   10430 </span><span class="lineNoCov">          0 :         connector_state-&gt;crtc = crtc;</span>
<span class="lineNum">   10431 </span><span class="lineNoCov">          0 :         connector_state-&gt;best_encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">   10432 </span>            : 
<span class="lineNum">   10433 </span><span class="lineNoCov">          0 :         crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);</span>
<span class="lineNum">   10434 </span><span class="lineNoCov">          0 :         if (IS_ERR(crtc_state)) {</span>
<span class="lineNum">   10435 </span><span class="lineNoCov">          0 :                 ret = PTR_ERR(crtc_state);</span>
<span class="lineNum">   10436 </span><span class="lineNoCov">          0 :                 goto fail;</span>
<span class="lineNum">   10437 </span>            :         }
<span class="lineNum">   10438 </span>            : 
<span class="lineNum">   10439 </span><span class="lineNoCov">          0 :         crtc_state-&gt;base.active = crtc_state-&gt;base.enable = true;</span>
<span class="lineNum">   10440 </span>            : 
<span class="lineNum">   10441 </span><span class="lineNoCov">          0 :         if (!mode)</span>
<span class="lineNum">   10442 </span><span class="lineNoCov">          0 :                 mode = &amp;load_detect_mode;</span>
<span class="lineNum">   10443 </span>            : 
<span class="lineNum">   10444 </span>            :         /* We need a framebuffer large enough to accommodate all accesses
<span class="lineNum">   10445 </span>            :          * that the plane may generate whilst we perform load detection.
<span class="lineNum">   10446 </span>            :          * We can not rely on the fbcon either being present (we get called
<span class="lineNum">   10447 </span>            :          * during its initialisation to detect all boot displays, or it may
<span class="lineNum">   10448 </span>            :          * not even exist) or that it is large enough to satisfy the
<span class="lineNum">   10449 </span>            :          * requested mode.
<span class="lineNum">   10450 </span>            :          */
<span class="lineNum">   10451 </span><span class="lineNoCov">          0 :         fb = mode_fits_in_fbdev(dev, mode);</span>
<span class="lineNum">   10452 </span><span class="lineNoCov">          0 :         if (fb == NULL) {</span>
<span class="lineNum">   10453 </span>            :                 DRM_DEBUG_KMS(&quot;creating tmp fb for load-detection\n&quot;);
<span class="lineNum">   10454 </span><span class="lineNoCov">          0 :                 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);</span>
<span class="lineNum">   10455 </span><span class="lineNoCov">          0 :                 old-&gt;release_fb = fb;</span>
<span class="lineNum">   10456 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">   10457 </span>            :                 DRM_DEBUG_KMS(&quot;reusing fbdev for load-detection framebuffer\n&quot;);
<span class="lineNum">   10458 </span><span class="lineNoCov">          0 :         if (IS_ERR(fb)) {</span>
<span class="lineNum">   10459 </span>            :                 DRM_DEBUG_KMS(&quot;failed to allocate framebuffer for load-detection\n&quot;);
<span class="lineNum">   10460 </span>            :                 goto fail;
<span class="lineNum">   10461 </span>            :         }
<span class="lineNum">   10462 </span>            : 
<span class="lineNum">   10463 </span><span class="lineNoCov">          0 :         ret = intel_modeset_setup_plane_state(state, crtc, mode, fb, 0, 0);</span>
<span class="lineNum">   10464 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10465 </span>            :                 goto fail;
<span class="lineNum">   10466 </span>            : 
<span class="lineNum">   10467 </span><span class="lineNoCov">          0 :         drm_mode_copy(&amp;crtc_state-&gt;base.mode, mode);</span>
<span class="lineNum">   10468 </span>            : 
<span class="lineNum">   10469 </span><span class="lineNoCov">          0 :         if (drm_atomic_commit(state)) {</span>
<span class="lineNum">   10470 </span>            :                 DRM_DEBUG_KMS(&quot;failed to set mode on load-detect pipe\n&quot;);
<span class="lineNum">   10471 </span><span class="lineNoCov">          0 :                 if (old-&gt;release_fb)</span>
<span class="lineNum">   10472 </span><span class="lineNoCov">          0 :                         old-&gt;release_fb-&gt;funcs-&gt;destroy(old-&gt;release_fb);</span>
<span class="lineNum">   10473 </span>            :                 goto fail;
<span class="lineNum">   10474 </span>            :         }
<span class="lineNum">   10475 </span><span class="lineNoCov">          0 :         crtc-&gt;primary-&gt;crtc = crtc;</span>
<span class="lineNum">   10476 </span>            : 
<span class="lineNum">   10477 </span>            :         /* let the connector get through one full cycle before testing */
<span class="lineNum">   10478 </span><span class="lineNoCov">          0 :         intel_wait_for_vblank(dev, intel_crtc-&gt;pipe);</span>
<span class="lineNum">   10479 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">   10480 </span>            : 
<span class="lineNum">   10481 </span>            : fail:
<span class="lineNum">   10482 </span><span class="lineNoCov">          0 :         drm_atomic_state_free(state);</span>
<span class="lineNum">   10483 </span>            :         state = NULL;
<span class="lineNum">   10484 </span>            : 
<span class="lineNum">   10485 </span><span class="lineNoCov">          0 :         if (ret == -EDEADLK) {</span>
<span class="lineNum">   10486 </span><span class="lineNoCov">          0 :                 drm_modeset_backoff(ctx);</span>
<span class="lineNum">   10487 </span><span class="lineNoCov">          0 :                 goto retry;</span>
<span class="lineNum">   10488 </span>            :         }
<span class="lineNum">   10489 </span>            : 
<span class="lineNum">   10490 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="10491"><span class="lineNum">   10491 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10492 </span>            : 
<span class="lineNum">   10493 </span><span class="lineNoCov">          0 : void intel_release_load_detect_pipe(struct drm_connector *connector,</span>
<span class="lineNum">   10494 </span>            :                                     struct intel_load_detect_pipe *old,
<span class="lineNum">   10495 </span>            :                                     struct drm_modeset_acquire_ctx *ctx)
<span class="lineNum">   10496 </span>            : {
<span class="lineNum">   10497 </span><span class="lineNoCov">          0 :         struct drm_device *dev = connector-&gt;dev;</span>
<span class="lineNum">   10498 </span>            :         struct intel_encoder *intel_encoder =
<span class="lineNum">   10499 </span><span class="lineNoCov">          0 :                 intel_attached_encoder(connector);</span>
<span class="lineNum">   10500 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">   10501 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = encoder-&gt;crtc;</span>
<span class="lineNum">   10502 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10503 </span>            :         struct drm_atomic_state *state;
<span class="lineNum">   10504 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">   10505 </span>            :         struct intel_crtc_state *crtc_state;
<span class="lineNum">   10506 </span>            :         int ret;
<span class="lineNum">   10507 </span>            : 
<span class="lineNum">   10508 </span>            :         DRM_DEBUG_KMS(&quot;[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n&quot;,
<span class="lineNum">   10509 </span>            :                       connector-&gt;base.id, connector-&gt;name,
<span class="lineNum">   10510 </span>            :                       encoder-&gt;base.id, encoder-&gt;name);
<span class="lineNum">   10511 </span>            : 
<span class="lineNum">   10512 </span><span class="lineNoCov">          0 :         if (old-&gt;load_detect_temp) {</span>
<span class="lineNum">   10513 </span><span class="lineNoCov">          0 :                 state = drm_atomic_state_alloc(dev);</span>
<span class="lineNum">   10514 </span><span class="lineNoCov">          0 :                 if (!state)</span>
<span class="lineNum">   10515 </span>            :                         goto fail;
<span class="lineNum">   10516 </span>            : 
<span class="lineNum">   10517 </span><span class="lineNoCov">          0 :                 state-&gt;acquire_ctx = ctx;</span>
<span class="lineNum">   10518 </span>            : 
<span class="lineNum">   10519 </span><span class="lineNoCov">          0 :                 connector_state = drm_atomic_get_connector_state(state, connector);</span>
<span class="lineNum">   10520 </span><span class="lineNoCov">          0 :                 if (IS_ERR(connector_state))</span>
<span class="lineNum">   10521 </span>            :                         goto fail;
<span class="lineNum">   10522 </span>            : 
<span class="lineNum">   10523 </span><span class="lineNoCov">          0 :                 crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);</span>
<span class="lineNum">   10524 </span><span class="lineNoCov">          0 :                 if (IS_ERR(crtc_state))</span>
<span class="lineNum">   10525 </span>            :                         goto fail;
<span class="lineNum">   10526 </span>            : 
<span class="lineNum">   10527 </span><span class="lineNoCov">          0 :                 connector_state-&gt;best_encoder = NULL;</span>
<span class="lineNum">   10528 </span><span class="lineNoCov">          0 :                 connector_state-&gt;crtc = NULL;</span>
<span class="lineNum">   10529 </span>            : 
<span class="lineNum">   10530 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;base.enable = crtc_state-&gt;base.active = false;</span>
<span class="lineNum">   10531 </span>            : 
<span class="lineNum">   10532 </span><span class="lineNoCov">          0 :                 ret = intel_modeset_setup_plane_state(state, crtc, NULL, NULL,</span>
<span class="lineNum">   10533 </span>            :                                                       0, 0);
<span class="lineNum">   10534 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   10535 </span>            :                         goto fail;
<span class="lineNum">   10536 </span>            : 
<span class="lineNum">   10537 </span><span class="lineNoCov">          0 :                 ret = drm_atomic_commit(state);</span>
<span class="lineNum">   10538 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   10539 </span>            :                         goto fail;
<span class="lineNum">   10540 </span>            : 
<span class="lineNum">   10541 </span><span class="lineNoCov">          0 :                 if (old-&gt;release_fb) {</span>
<span class="lineNum">   10542 </span><span class="lineNoCov">          0 :                         drm_framebuffer_unregister_private(old-&gt;release_fb);</span>
<span class="lineNum">   10543 </span><span class="lineNoCov">          0 :                         drm_framebuffer_unreference(old-&gt;release_fb);</span>
<span class="lineNum">   10544 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   10545 </span>            : 
<span class="lineNum">   10546 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   10547 </span>            :         }
<span class="lineNum">   10548 </span>            : 
<span class="lineNum">   10549 </span>            :         /* Switch crtc and encoder back off if necessary */
<span class="lineNum">   10550 </span><span class="lineNoCov">          0 :         if (old-&gt;dpms_mode != DRM_MODE_DPMS_ON)</span>
<span class="lineNum">   10551 </span><span class="lineNoCov">          0 :                 connector-&gt;funcs-&gt;dpms(connector, old-&gt;dpms_mode);</span>
<span class="lineNum">   10552 </span>            : 
<span class="lineNum">   10553 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">   10554 </span>            : fail:
<span class="lineNum">   10555 </span>            :         DRM_DEBUG_KMS(&quot;Couldn't release load detect pipe.\n&quot;);
<span class="lineNum">   10556 </span><span class="lineNoCov">          0 :         drm_atomic_state_free(state);</span>
<a name="10557"><span class="lineNum">   10557 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10558 </span>            : 
<span class="lineNum">   10559 </span><span class="lineNoCov">          0 : static int i9xx_pll_refclk(struct drm_device *dev,</span>
<span class="lineNum">   10560 </span>            :                            const struct intel_crtc_state *pipe_config)
<span class="lineNum">   10561 </span>            : {
<span class="lineNum">   10562 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10563 </span><span class="lineNoCov">          0 :         u32 dpll = pipe_config-&gt;dpll_hw_state.dpll;</span>
<span class="lineNum">   10564 </span>            : 
<span class="lineNum">   10565 </span><span class="lineNoCov">          0 :         if ((dpll &amp; PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN)</span>
<span class="lineNum">   10566 </span><span class="lineNoCov">          0 :                 return dev_priv-&gt;vbt.lvds_ssc_freq;</span>
<span class="lineNum">   10567 </span><span class="lineNoCov">          0 :         else if (HAS_PCH_SPLIT(dev))</span>
<span class="lineNum">   10568 </span><span class="lineNoCov">          0 :                 return 120000;</span>
<span class="lineNum">   10569 </span><span class="lineNoCov">          0 :         else if (!IS_GEN2(dev))</span>
<span class="lineNum">   10570 </span><span class="lineNoCov">          0 :                 return 96000;</span>
<span class="lineNum">   10571 </span>            :         else
<span class="lineNum">   10572 </span><span class="lineNoCov">          0 :                 return 48000;</span>
<span class="lineNum">   10573 </span><span class="lineNoCov">          0 : }</span>
<a name="10574"><span class="lineNum">   10574 </span>            : </a>
<span class="lineNum">   10575 </span>            : /* Returns the clock of the currently programmed mode of the given pipe. */
<span class="lineNum">   10576 </span><span class="lineNoCov">          0 : static void i9xx_crtc_clock_get(struct intel_crtc *crtc,</span>
<span class="lineNum">   10577 </span>            :                                 struct intel_crtc_state *pipe_config)
<span class="lineNum">   10578 </span>            : {
<span class="lineNum">   10579 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   10580 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10581 </span><span class="lineNoCov">          0 :         int pipe = pipe_config-&gt;cpu_transcoder;</span>
<span class="lineNum">   10582 </span><span class="lineNoCov">          0 :         u32 dpll = pipe_config-&gt;dpll_hw_state.dpll;</span>
<span class="lineNum">   10583 </span>            :         u32 fp;
<span class="lineNum">   10584 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">   10585 </span>            :         int port_clock;
<span class="lineNum">   10586 </span><span class="lineNoCov">          0 :         int refclk = i9xx_pll_refclk(dev, pipe_config);</span>
<span class="lineNum">   10587 </span>            : 
<span class="lineNum">   10588 </span><span class="lineNoCov">          0 :         if ((dpll &amp; DISPLAY_RATE_SELECT_FPA1) == 0)</span>
<span class="lineNum">   10589 </span><span class="lineNoCov">          0 :                 fp = pipe_config-&gt;dpll_hw_state.fp0;</span>
<span class="lineNum">   10590 </span>            :         else
<span class="lineNum">   10591 </span><span class="lineNoCov">          0 :                 fp = pipe_config-&gt;dpll_hw_state.fp1;</span>
<span class="lineNum">   10592 </span>            : 
<span class="lineNum">   10593 </span><span class="lineNoCov">          0 :         clock.m1 = (fp &amp; FP_M1_DIV_MASK) &gt;&gt; FP_M1_DIV_SHIFT;</span>
<span class="lineNum">   10594 </span><span class="lineNoCov">          0 :         if (IS_PINEVIEW(dev)) {</span>
<span class="lineNum">   10595 </span><span class="lineNoCov">          0 :                 clock.n = ffs((fp &amp; FP_N_PINEVIEW_DIV_MASK) &gt;&gt; FP_N_DIV_SHIFT) - 1;</span>
<span class="lineNum">   10596 </span><span class="lineNoCov">          0 :                 clock.m2 = (fp &amp; FP_M2_PINEVIEW_DIV_MASK) &gt;&gt; FP_M2_DIV_SHIFT;</span>
<span class="lineNum">   10597 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   10598 </span><span class="lineNoCov">          0 :                 clock.n = (fp &amp; FP_N_DIV_MASK) &gt;&gt; FP_N_DIV_SHIFT;</span>
<span class="lineNum">   10599 </span><span class="lineNoCov">          0 :                 clock.m2 = (fp &amp; FP_M2_DIV_MASK) &gt;&gt; FP_M2_DIV_SHIFT;</span>
<span class="lineNum">   10600 </span>            :         }
<span class="lineNum">   10601 </span>            : 
<span class="lineNum">   10602 </span><span class="lineNoCov">          0 :         if (!IS_GEN2(dev)) {</span>
<span class="lineNum">   10603 </span><span class="lineNoCov">          0 :                 if (IS_PINEVIEW(dev))</span>
<span class="lineNum">   10604 </span><span class="lineNoCov">          0 :                         clock.p1 = ffs((dpll &amp; DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) &gt;&gt;</span>
<span class="lineNum">   10605 </span>            :                                 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
<span class="lineNum">   10606 </span>            :                 else
<span class="lineNum">   10607 </span><span class="lineNoCov">          0 :                         clock.p1 = ffs((dpll &amp; DPLL_FPA01_P1_POST_DIV_MASK) &gt;&gt;</span>
<span class="lineNum">   10608 </span>            :                                DPLL_FPA01_P1_POST_DIV_SHIFT);
<span class="lineNum">   10609 </span>            : 
<span class="lineNum">   10610 </span><span class="lineNoCov">          0 :                 switch (dpll &amp; DPLL_MODE_MASK) {</span>
<span class="lineNum">   10611 </span>            :                 case DPLLB_MODE_DAC_SERIAL:
<span class="lineNum">   10612 </span><span class="lineNoCov">          0 :                         clock.p2 = dpll &amp; DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?</span>
<span class="lineNum">   10613 </span>            :                                 5 : 10;
<span class="lineNum">   10614 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">   10615 </span>            :                 case DPLLB_MODE_LVDS:
<span class="lineNum">   10616 </span><span class="lineNoCov">          0 :                         clock.p2 = dpll &amp; DPLLB_LVDS_P2_CLOCK_DIV_7 ?</span>
<span class="lineNum">   10617 </span>            :                                 7 : 14;
<span class="lineNum">   10618 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">   10619 </span>            :                 default:
<span class="lineNum">   10620 </span>            :                         DRM_DEBUG_KMS(&quot;Unknown DPLL mode %08x in programmed &quot;
<span class="lineNum">   10621 </span>            :                                   &quot;mode\n&quot;, (int)(dpll &amp; DPLL_MODE_MASK));
<span class="lineNum">   10622 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">   10623 </span>            :                 }
<span class="lineNum">   10624 </span>            : 
<span class="lineNum">   10625 </span><span class="lineNoCov">          0 :                 if (IS_PINEVIEW(dev))</span>
<span class="lineNum">   10626 </span><span class="lineNoCov">          0 :                         port_clock = pnv_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">   10627 </span>            :                 else
<span class="lineNum">   10628 </span><span class="lineNoCov">          0 :                         port_clock = i9xx_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">   10629 </span>            :         } else {
<span class="lineNum">   10630 </span><span class="lineNoCov">          0 :                 u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS);</span>
<span class="lineNum">   10631 </span><span class="lineNoCov">          0 :                 bool is_lvds = (pipe == 1) &amp;&amp; (lvds &amp; LVDS_PORT_EN);</span>
<span class="lineNum">   10632 </span>            : 
<span class="lineNum">   10633 </span><span class="lineNoCov">          0 :                 if (is_lvds) {</span>
<span class="lineNum">   10634 </span><span class="lineNoCov">          0 :                         clock.p1 = ffs((dpll &amp; DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) &gt;&gt;</span>
<span class="lineNum">   10635 </span>            :                                        DPLL_FPA01_P1_POST_DIV_SHIFT);
<span class="lineNum">   10636 </span>            : 
<span class="lineNum">   10637 </span><span class="lineNoCov">          0 :                         if (lvds &amp; LVDS_CLKB_POWER_UP)</span>
<span class="lineNum">   10638 </span><span class="lineNoCov">          0 :                                 clock.p2 = 7;</span>
<span class="lineNum">   10639 </span>            :                         else
<span class="lineNum">   10640 </span><span class="lineNoCov">          0 :                                 clock.p2 = 14;</span>
<span class="lineNum">   10641 </span>            :                 } else {
<span class="lineNum">   10642 </span><span class="lineNoCov">          0 :                         if (dpll &amp; PLL_P1_DIVIDE_BY_TWO)</span>
<span class="lineNum">   10643 </span><span class="lineNoCov">          0 :                                 clock.p1 = 2;</span>
<span class="lineNum">   10644 </span>            :                         else {
<span class="lineNum">   10645 </span><span class="lineNoCov">          0 :                                 clock.p1 = ((dpll &amp; DPLL_FPA01_P1_POST_DIV_MASK_I830) &gt;&gt;</span>
<span class="lineNum">   10646 </span><span class="lineNoCov">          0 :                                             DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;</span>
<span class="lineNum">   10647 </span>            :                         }
<span class="lineNum">   10648 </span><span class="lineNoCov">          0 :                         if (dpll &amp; PLL_P2_DIVIDE_BY_4)</span>
<span class="lineNum">   10649 </span><span class="lineNoCov">          0 :                                 clock.p2 = 4;</span>
<span class="lineNum">   10650 </span>            :                         else
<span class="lineNum">   10651 </span><span class="lineNoCov">          0 :                                 clock.p2 = 2;</span>
<span class="lineNum">   10652 </span>            :                 }
<span class="lineNum">   10653 </span>            : 
<span class="lineNum">   10654 </span><span class="lineNoCov">          0 :                 port_clock = i9xx_calc_dpll_params(refclk, &amp;clock);</span>
<span class="lineNum">   10655 </span>            :         }
<span class="lineNum">   10656 </span>            : 
<span class="lineNum">   10657 </span>            :         /*
<span class="lineNum">   10658 </span>            :          * This value includes pixel_multiplier. We will use
<span class="lineNum">   10659 </span>            :          * port_clock to compute adjusted_mode.crtc_clock in the
<span class="lineNum">   10660 </span>            :          * encoder's get_config() function.
<span class="lineNum">   10661 </span>            :          */
<span class="lineNum">   10662 </span><span class="lineNoCov">          0 :         pipe_config-&gt;port_clock = port_clock;</span>
<a name="10663"><span class="lineNum">   10663 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10664 </span>            : 
<span class="lineNum">   10665 </span><span class="lineNoCov">          0 : int intel_dotclock_calculate(int link_freq,</span>
<span class="lineNum">   10666 </span>            :                              const struct intel_link_m_n *m_n)
<span class="lineNum">   10667 </span>            : {
<span class="lineNum">   10668 </span>            :         /*
<span class="lineNum">   10669 </span>            :          * The calculation for the data clock is:
<span class="lineNum">   10670 </span>            :          * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
<span class="lineNum">   10671 </span>            :          * But we want to avoid losing precison if possible, so:
<span class="lineNum">   10672 </span>            :          * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
<span class="lineNum">   10673 </span>            :          *
<span class="lineNum">   10674 </span>            :          * and the link clock is simpler:
<span class="lineNum">   10675 </span>            :          * link_clock = (m * link_clock) / n
<span class="lineNum">   10676 </span>            :          */
<span class="lineNum">   10677 </span>            : 
<span class="lineNum">   10678 </span><span class="lineNoCov">          0 :         if (!m_n-&gt;link_n)</span>
<span class="lineNum">   10679 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">   10680 </span>            : 
<span class="lineNum">   10681 </span><span class="lineNoCov">          0 :         return div_u64((u64)m_n-&gt;link_m * link_freq, m_n-&gt;link_n);</span>
<a name="10682"><span class="lineNum">   10682 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10683 </span>            : 
<span class="lineNum">   10684 </span><span class="lineNoCov">          0 : static void ironlake_pch_clock_get(struct intel_crtc *crtc,</span>
<span class="lineNum">   10685 </span>            :                                    struct intel_crtc_state *pipe_config)
<span class="lineNum">   10686 </span>            : {
<span class="lineNum">   10687 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   10688 </span>            : 
<span class="lineNum">   10689 </span>            :         /* read out port_clock from the DPLL */
<span class="lineNum">   10690 </span><span class="lineNoCov">          0 :         i9xx_crtc_clock_get(crtc, pipe_config);</span>
<span class="lineNum">   10691 </span>            : 
<span class="lineNum">   10692 </span>            :         /*
<span class="lineNum">   10693 </span>            :          * This value does not include pixel_multiplier.
<span class="lineNum">   10694 </span>            :          * We will check that port_clock and adjusted_mode.crtc_clock
<span class="lineNum">   10695 </span>            :          * agree once we know their relationship in the encoder's
<span class="lineNum">   10696 </span>            :          * get_config() function.
<span class="lineNum">   10697 </span>            :          */
<span class="lineNum">   10698 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_clock =</span>
<span class="lineNum">   10699 </span><span class="lineNoCov">          0 :                 intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000,</span>
<span class="lineNum">   10700 </span><span class="lineNoCov">          0 :                                          &amp;pipe_config-&gt;fdi_m_n);</span>
<span class="lineNum">   10701 </span><span class="lineNoCov">          0 : }</span>
<a name="10702"><span class="lineNum">   10702 </span>            : </a>
<span class="lineNum">   10703 </span>            : /** Returns the currently programmed mode of the given pipe. */
<span class="lineNum">   10704 </span><span class="lineNoCov">          0 : struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,</span>
<span class="lineNum">   10705 </span>            :                                              struct drm_crtc *crtc)
<span class="lineNum">   10706 </span>            : {
<span class="lineNum">   10707 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10708 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10709 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">   10710 </span>            :         struct drm_display_mode *mode;
<span class="lineNum">   10711 </span><span class="lineNoCov">          0 :         struct intel_crtc_state pipe_config;</span>
<span class="lineNum">   10712 </span><span class="lineNoCov">          0 :         int htot = I915_READ(HTOTAL(cpu_transcoder));</span>
<span class="lineNum">   10713 </span><span class="lineNoCov">          0 :         int hsync = I915_READ(HSYNC(cpu_transcoder));</span>
<span class="lineNum">   10714 </span><span class="lineNoCov">          0 :         int vtot = I915_READ(VTOTAL(cpu_transcoder));</span>
<span class="lineNum">   10715 </span><span class="lineNoCov">          0 :         int vsync = I915_READ(VSYNC(cpu_transcoder));</span>
<span class="lineNum">   10716 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   10717 </span>            : 
<span class="lineNum">   10718 </span><span class="lineNoCov">          0 :         mode = kzalloc(sizeof(*mode), GFP_KERNEL);</span>
<span class="lineNum">   10719 </span><span class="lineNoCov">          0 :         if (!mode)</span>
<span class="lineNum">   10720 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   10721 </span>            : 
<span class="lineNum">   10722 </span>            :         /*
<span class="lineNum">   10723 </span>            :          * Construct a pipe_config sufficient for getting the clock info
<span class="lineNum">   10724 </span>            :          * back out of crtc_clock_get.
<span class="lineNum">   10725 </span>            :          *
<span class="lineNum">   10726 </span>            :          * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
<span class="lineNum">   10727 </span>            :          * to use a real value here instead.
<span class="lineNum">   10728 </span>            :          */
<span class="lineNum">   10729 </span><span class="lineNoCov">          0 :         pipe_config.cpu_transcoder = (enum transcoder) pipe;</span>
<span class="lineNum">   10730 </span><span class="lineNoCov">          0 :         pipe_config.pixel_multiplier = 1;</span>
<span class="lineNum">   10731 </span><span class="lineNoCov">          0 :         pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe));</span>
<span class="lineNum">   10732 </span><span class="lineNoCov">          0 :         pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe));</span>
<span class="lineNum">   10733 </span><span class="lineNoCov">          0 :         pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe));</span>
<span class="lineNum">   10734 </span><span class="lineNoCov">          0 :         i9xx_crtc_clock_get(intel_crtc, &amp;pipe_config);</span>
<span class="lineNum">   10735 </span>            : 
<span class="lineNum">   10736 </span><span class="lineNoCov">          0 :         mode-&gt;clock = pipe_config.port_clock / pipe_config.pixel_multiplier;</span>
<span class="lineNum">   10737 </span><span class="lineNoCov">          0 :         mode-&gt;hdisplay = (htot &amp; 0xffff) + 1;</span>
<span class="lineNum">   10738 </span><span class="lineNoCov">          0 :         mode-&gt;htotal = ((htot &amp; 0xffff0000) &gt;&gt; 16) + 1;</span>
<span class="lineNum">   10739 </span><span class="lineNoCov">          0 :         mode-&gt;hsync_start = (hsync &amp; 0xffff) + 1;</span>
<span class="lineNum">   10740 </span><span class="lineNoCov">          0 :         mode-&gt;hsync_end = ((hsync &amp; 0xffff0000) &gt;&gt; 16) + 1;</span>
<span class="lineNum">   10741 </span><span class="lineNoCov">          0 :         mode-&gt;vdisplay = (vtot &amp; 0xffff) + 1;</span>
<span class="lineNum">   10742 </span><span class="lineNoCov">          0 :         mode-&gt;vtotal = ((vtot &amp; 0xffff0000) &gt;&gt; 16) + 1;</span>
<span class="lineNum">   10743 </span><span class="lineNoCov">          0 :         mode-&gt;vsync_start = (vsync &amp; 0xffff) + 1;</span>
<span class="lineNum">   10744 </span><span class="lineNoCov">          0 :         mode-&gt;vsync_end = ((vsync &amp; 0xffff0000) &gt;&gt; 16) + 1;</span>
<span class="lineNum">   10745 </span>            : 
<span class="lineNum">   10746 </span><span class="lineNoCov">          0 :         drm_mode_set_name(mode);</span>
<span class="lineNum">   10747 </span>            : 
<span class="lineNum">   10748 </span><span class="lineNoCov">          0 :         return mode;</span>
<a name="10749"><span class="lineNum">   10749 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10750 </span>            : 
<span class="lineNum">   10751 </span><span class="lineNoCov">          0 : void intel_mark_busy(struct drm_device *dev)</span>
<span class="lineNum">   10752 </span>            : {
<span class="lineNum">   10753 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10754 </span>            : 
<span class="lineNum">   10755 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;mm.busy)</span>
<span class="lineNum">   10756 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   10757 </span>            : 
<span class="lineNum">   10758 </span><span class="lineNoCov">          0 :         intel_runtime_pm_get(dev_priv);</span>
<span class="lineNum">   10759 </span><span class="lineNoCov">          0 :         i915_update_gfx_val(dev_priv);</span>
<span class="lineNum">   10760 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6)</span>
<span class="lineNum">   10761 </span><span class="lineNoCov">          0 :                 gen6_rps_busy(dev_priv);</span>
<span class="lineNum">   10762 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.busy = true;</span>
<a name="10763"><span class="lineNum">   10763 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10764 </span>            : 
<span class="lineNum">   10765 </span><span class="lineNoCov">          0 : void intel_mark_idle(struct drm_device *dev)</span>
<span class="lineNum">   10766 </span>            : {
<span class="lineNum">   10767 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10768 </span>            : 
<span class="lineNum">   10769 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;mm.busy)</span>
<span class="lineNum">   10770 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   10771 </span>            : 
<span class="lineNum">   10772 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.busy = false;</span>
<span class="lineNum">   10773 </span>            : 
<span class="lineNum">   10774 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6)</span>
<span class="lineNum">   10775 </span><span class="lineNoCov">          0 :                 gen6_rps_idle(dev-&gt;dev_private);</span>
<span class="lineNum">   10776 </span>            : 
<span class="lineNum">   10777 </span><span class="lineNoCov">          0 :         intel_runtime_pm_put(dev_priv);</span>
<a name="10778"><span class="lineNum">   10778 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10779 </span>            : 
<span class="lineNum">   10780 </span><span class="lineNoCov">          0 : static void intel_crtc_destroy(struct drm_crtc *crtc)</span>
<span class="lineNum">   10781 </span>            : {
<span class="lineNum">   10782 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10783 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   10784 </span>            :         struct intel_unpin_work *work;
<span class="lineNum">   10785 </span>            : 
<span class="lineNum">   10786 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   10787 </span><span class="lineNoCov">          0 :         work = intel_crtc-&gt;unpin_work;</span>
<span class="lineNum">   10788 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;unpin_work = NULL;</span>
<span class="lineNum">   10789 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   10790 </span>            : 
<span class="lineNum">   10791 </span><span class="lineNoCov">          0 :         if (work) {</span>
<span class="lineNum">   10792 </span><span class="lineNoCov">          0 :                 cancel_work_sync(&amp;work-&gt;work);</span>
<span class="lineNum">   10793 </span><span class="lineNoCov">          0 :                 kfree(work);</span>
<span class="lineNum">   10794 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10795 </span>            : 
<span class="lineNum">   10796 </span><span class="lineNoCov">          0 :         drm_crtc_cleanup(crtc);</span>
<span class="lineNum">   10797 </span>            : 
<span class="lineNum">   10798 </span><span class="lineNoCov">          0 :         kfree(intel_crtc);</span>
<a name="10799"><span class="lineNum">   10799 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10800 </span>            : 
<span class="lineNum">   10801 </span><span class="lineNoCov">          0 : static void intel_unpin_work_fn(struct work_struct *__work)</span>
<span class="lineNum">   10802 </span>            : {
<span class="lineNum">   10803 </span>            :         struct intel_unpin_work *work =
<span class="lineNum">   10804 </span><span class="lineNoCov">          0 :                 container_of(__work, struct intel_unpin_work, work);</span>
<span class="lineNum">   10805 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = to_intel_crtc(work-&gt;crtc);</span>
<span class="lineNum">   10806 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   10807 </span><span class="lineNoCov">          0 :         struct drm_plane *primary = crtc-&gt;base.primary;</span>
<span class="lineNum">   10808 </span>            : 
<span class="lineNum">   10809 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   10810 </span><span class="lineNoCov">          0 :         intel_unpin_fb_obj(work-&gt;old_fb, primary-&gt;state);</span>
<span class="lineNum">   10811 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;work-&gt;pending_flip_obj-&gt;base);</span>
<span class="lineNum">   10812 </span>            : 
<span class="lineNum">   10813 </span><span class="lineNoCov">          0 :         if (work-&gt;flip_queued_req)</span>
<span class="lineNum">   10814 </span><span class="lineNoCov">          0 :                 i915_gem_request_assign(&amp;work-&gt;flip_queued_req, NULL);</span>
<span class="lineNum">   10815 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   10816 </span>            : 
<span class="lineNum">   10817 </span><span class="lineNoCov">          0 :         intel_frontbuffer_flip_complete(dev, to_intel_plane(primary)-&gt;frontbuffer_bit);</span>
<span class="lineNum">   10818 </span><span class="lineNoCov">          0 :         drm_framebuffer_unreference(work-&gt;old_fb);</span>
<span class="lineNum">   10819 </span>            : 
<span class="lineNum">   10820 </span><span class="lineNoCov">          0 :         BUG_ON(atomic_read(&amp;crtc-&gt;unpin_work_count) == 0);</span>
<span class="lineNum">   10821 </span><span class="lineNoCov">          0 :         atomic_dec(&amp;crtc-&gt;unpin_work_count);</span>
<span class="lineNum">   10822 </span>            : 
<span class="lineNum">   10823 </span><span class="lineNoCov">          0 :         kfree(work);</span>
<a name="10824"><span class="lineNum">   10824 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10825 </span>            : 
<span class="lineNum">   10826 </span><span class="lineNoCov">          0 : static void do_intel_finish_page_flip(struct drm_device *dev,</span>
<span class="lineNum">   10827 </span>            :                                       struct drm_crtc *crtc)
<span class="lineNum">   10828 </span>            : {
<span class="lineNum">   10829 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10830 </span>            :         struct intel_unpin_work *work;
<span class="lineNum">   10831 </span>            :         unsigned long flags;
<span class="lineNum">   10832 </span>            : 
<span class="lineNum">   10833 </span>            :         /* Ignore early vblank irqs */
<span class="lineNum">   10834 </span><span class="lineNoCov">          0 :         if (intel_crtc == NULL)</span>
<span class="lineNum">   10835 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   10836 </span>            : 
<span class="lineNum">   10837 </span>            :         /*
<span class="lineNum">   10838 </span>            :          * This is called both by irq handlers and the reset code (to complete
<span class="lineNum">   10839 </span>            :          * lost pageflips) so needs the full irqsave spinlocks.
<span class="lineNum">   10840 </span>            :          */
<span class="lineNum">   10841 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev-&gt;event_lock, flags);</span>
<span class="lineNum">   10842 </span><span class="lineNoCov">          0 :         work = intel_crtc-&gt;unpin_work;</span>
<span class="lineNum">   10843 </span>            : 
<span class="lineNum">   10844 </span>            :         /* Ensure we don't miss a work-&gt;pending update ... */
<span class="lineNum">   10845 </span><span class="lineNoCov">          0 :         smp_rmb();</span>
<span class="lineNum">   10846 </span>            : 
<span class="lineNum">   10847 </span><span class="lineNoCov">          0 :         if (work == NULL || atomic_read(&amp;work-&gt;pending) &lt; INTEL_FLIP_COMPLETE) {</span>
<span class="lineNum">   10848 </span><span class="lineNoCov">          0 :                 spin_unlock_irqrestore(&amp;dev-&gt;event_lock, flags);</span>
<span class="lineNum">   10849 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   10850 </span>            :         }
<span class="lineNum">   10851 </span>            : 
<span class="lineNum">   10852 </span><span class="lineNoCov">          0 :         page_flip_completed(intel_crtc);</span>
<span class="lineNum">   10853 </span>            : 
<span class="lineNum">   10854 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev-&gt;event_lock, flags);</span>
<a name="10855"><span class="lineNum">   10855 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10856 </span>            : 
<span class="lineNum">   10857 </span><span class="lineNoCov">          0 : void intel_finish_page_flip(struct drm_device *dev, int pipe)</span>
<span class="lineNum">   10858 </span>            : {
<span class="lineNum">   10859 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10860 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pipe];</span>
<span class="lineNum">   10861 </span>            : 
<span class="lineNum">   10862 </span><span class="lineNoCov">          0 :         do_intel_finish_page_flip(dev, crtc);</span>
<a name="10863"><span class="lineNum">   10863 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10864 </span>            : 
<span class="lineNum">   10865 </span><span class="lineNoCov">          0 : void intel_finish_page_flip_plane(struct drm_device *dev, int plane)</span>
<span class="lineNum">   10866 </span>            : {
<span class="lineNum">   10867 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10868 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;plane_to_crtc_mapping[plane];</span>
<span class="lineNum">   10869 </span>            : 
<span class="lineNum">   10870 </span><span class="lineNoCov">          0 :         do_intel_finish_page_flip(dev, crtc);</span>
<span class="lineNum">   10871 </span><span class="lineNoCov">          0 : }</span>
<a name="10872"><span class="lineNum">   10872 </span>            : </a>
<span class="lineNum">   10873 </span>            : /* Is 'a' after or equal to 'b'? */
<span class="lineNum">   10874 </span><span class="lineNoCov">          0 : static bool g4x_flip_count_after_eq(u32 a, u32 b)</span>
<span class="lineNum">   10875 </span>            : {
<span class="lineNum">   10876 </span><span class="lineNoCov">          0 :         return !((a - b) &amp; 0x80000000);</span>
<a name="10877"><span class="lineNum">   10877 </span>            : }</a>
<span class="lineNum">   10878 </span>            : 
<span class="lineNum">   10879 </span><span class="lineNoCov">          0 : static bool page_flip_finished(struct intel_crtc *crtc)</span>
<span class="lineNum">   10880 </span>            : {
<span class="lineNum">   10881 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   10882 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10883 </span>            : 
<span class="lineNum">   10884 </span><span class="lineNoCov">          0 :         if (i915_reset_in_progress(&amp;dev_priv-&gt;gpu_error) ||</span>
<span class="lineNum">   10885 </span><span class="lineNoCov">          0 :             crtc-&gt;reset_counter != atomic_read(&amp;dev_priv-&gt;gpu_error.reset_counter))</span>
<span class="lineNum">   10886 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   10887 </span>            : 
<span class="lineNum">   10888 </span>            :         /*
<span class="lineNum">   10889 </span>            :          * The relevant registers doen't exist on pre-ctg.
<span class="lineNum">   10890 </span>            :          * As the flip done interrupt doesn't trigger for mmio
<span class="lineNum">   10891 </span>            :          * flips on gmch platforms, a flip count check isn't
<span class="lineNum">   10892 </span>            :          * really needed there. But since ctg has the registers,
<span class="lineNum">   10893 </span>            :          * include it in the check anyway.
<span class="lineNum">   10894 </span>            :          */
<span class="lineNum">   10895 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 5 &amp;&amp; !IS_G4X(dev))</span>
<span class="lineNum">   10896 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   10897 </span>            : 
<span class="lineNum">   10898 </span>            :         /*
<span class="lineNum">   10899 </span>            :          * A DSPSURFLIVE check isn't enough in case the mmio and CS flips
<span class="lineNum">   10900 </span>            :          * used the same base address. In that case the mmio flip might
<span class="lineNum">   10901 </span>            :          * have completed, but the CS hasn't even executed the flip yet.
<span class="lineNum">   10902 </span>            :          *
<span class="lineNum">   10903 </span>            :          * A flip count check isn't enough as the CS might have updated
<span class="lineNum">   10904 </span>            :          * the base address just after start of vblank, but before we
<span class="lineNum">   10905 </span>            :          * managed to process the interrupt. This means we'd complete the
<span class="lineNum">   10906 </span>            :          * CS flip too soon.
<span class="lineNum">   10907 </span>            :          *
<span class="lineNum">   10908 </span>            :          * Combining both checks should get us a good enough result. It may
<span class="lineNum">   10909 </span>            :          * still happen that the CS flip has been executed, but has not
<span class="lineNum">   10910 </span>            :          * yet actually completed. But in case the base address is the same
<span class="lineNum">   10911 </span>            :          * anyway, we don't really care.
<span class="lineNum">   10912 </span>            :          */
<span class="lineNum">   10913 </span><span class="lineNoCov">          0 :         return (I915_READ(DSPSURFLIVE(crtc-&gt;plane)) &amp; ~0xfff) ==</span>
<span class="lineNum">   10914 </span><span class="lineNoCov">          0 :                 crtc-&gt;unpin_work-&gt;gtt_offset &amp;&amp;</span>
<span class="lineNum">   10915 </span><span class="lineNoCov">          0 :                 g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_G4X(crtc-&gt;pipe)),</span>
<span class="lineNum">   10916 </span><span class="lineNoCov">          0 :                                     crtc-&gt;unpin_work-&gt;flip_count);</span>
<a name="10917"><span class="lineNum">   10917 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10918 </span>            : 
<span class="lineNum">   10919 </span><span class="lineNoCov">          0 : void intel_prepare_page_flip(struct drm_device *dev, int plane)</span>
<span class="lineNum">   10920 </span>            : {
<span class="lineNum">   10921 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   10922 </span>            :         struct intel_crtc *intel_crtc =
<span class="lineNum">   10923 </span><span class="lineNoCov">          0 :                 to_intel_crtc(dev_priv-&gt;plane_to_crtc_mapping[plane]);</span>
<span class="lineNum">   10924 </span>            :         unsigned long flags;
<span class="lineNum">   10925 </span>            : 
<span class="lineNum">   10926 </span>            : 
<span class="lineNum">   10927 </span>            :         /*
<span class="lineNum">   10928 </span>            :          * This is called both by irq handlers and the reset code (to complete
<span class="lineNum">   10929 </span>            :          * lost pageflips) so needs the full irqsave spinlocks.
<span class="lineNum">   10930 </span>            :          *
<span class="lineNum">   10931 </span>            :          * NB: An MMIO update of the plane base pointer will also
<span class="lineNum">   10932 </span>            :          * generate a page-flip completion irq, i.e. every modeset
<span class="lineNum">   10933 </span>            :          * is also accompanied by a spurious intel_prepare_page_flip().
<span class="lineNum">   10934 </span>            :          */
<span class="lineNum">   10935 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev-&gt;event_lock, flags);</span>
<span class="lineNum">   10936 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;unpin_work &amp;&amp; page_flip_finished(intel_crtc))</span>
<span class="lineNum">   10937 </span><span class="lineNoCov">          0 :                 atomic_inc_not_zero(&amp;intel_crtc-&gt;unpin_work-&gt;pending);</span>
<span class="lineNum">   10938 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev-&gt;event_lock, flags);</span>
<a name="10939"><span class="lineNum">   10939 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10940 </span>            : 
<span class="lineNum">   10941 </span><span class="lineNoCov">          0 : static inline void intel_mark_page_flip_active(struct intel_unpin_work *work)</span>
<span class="lineNum">   10942 </span>            : {
<span class="lineNum">   10943 </span>            :         /* Ensure that the work item is consistent when activating it ... */
<span class="lineNum">   10944 </span><span class="lineNoCov">          0 :         smp_wmb();</span>
<span class="lineNum">   10945 </span><span class="lineNoCov">          0 :         atomic_set(&amp;work-&gt;pending, INTEL_FLIP_PENDING);</span>
<span class="lineNum">   10946 </span>            :         /* and that it is marked active as soon as the irq could fire. */
<span class="lineNum">   10947 </span><span class="lineNoCov">          0 :         smp_wmb();</span>
<a name="10948"><span class="lineNum">   10948 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10949 </span>            : 
<span class="lineNum">   10950 </span><span class="lineNoCov">          0 : static int intel_gen2_queue_flip(struct drm_device *dev,</span>
<span class="lineNum">   10951 </span>            :                                  struct drm_crtc *crtc,
<span class="lineNum">   10952 </span>            :                                  struct drm_framebuffer *fb,
<span class="lineNum">   10953 </span>            :                                  struct drm_i915_gem_object *obj,
<span class="lineNum">   10954 </span>            :                                  struct drm_i915_gem_request *req,
<span class="lineNum">   10955 </span>            :                                  uint32_t flags)
<span class="lineNum">   10956 </span>            : {
<span class="lineNum">   10957 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">   10958 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10959 </span>            :         u32 flip_mask;
<span class="lineNum">   10960 </span>            :         int ret;
<span class="lineNum">   10961 </span>            : 
<span class="lineNum">   10962 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 6);</span>
<span class="lineNum">   10963 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10964 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   10965 </span>            : 
<span class="lineNum">   10966 </span>            :         /* Can't queue multiple flips, so wait for the previous
<span class="lineNum">   10967 </span>            :          * one to finish before executing the next.
<span class="lineNum">   10968 </span>            :          */
<span class="lineNum">   10969 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;plane)</span>
<span class="lineNum">   10970 </span><span class="lineNoCov">          0 :                 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;</span>
<span class="lineNum">   10971 </span>            :         else
<span class="lineNum">   10972 </span>            :                 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
<span class="lineNum">   10973 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);</span>
<span class="lineNum">   10974 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">   10975 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_DISPLAY_FLIP |</span>
<span class="lineNum">   10976 </span><span class="lineNoCov">          0 :                         MI_DISPLAY_FLIP_PLANE(intel_crtc-&gt;plane));</span>
<span class="lineNum">   10977 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, fb-&gt;pitches[0]);</span>
<span class="lineNum">   10978 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, intel_crtc-&gt;unpin_work-&gt;gtt_offset);</span>
<span class="lineNum">   10979 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0); /* aux display base address, unused */</span>
<span class="lineNum">   10980 </span>            : 
<span class="lineNum">   10981 </span><span class="lineNoCov">          0 :         intel_mark_page_flip_active(intel_crtc-&gt;unpin_work);</span>
<span class="lineNum">   10982 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="10983"><span class="lineNum">   10983 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   10984 </span>            : 
<span class="lineNum">   10985 </span><span class="lineNoCov">          0 : static int intel_gen3_queue_flip(struct drm_device *dev,</span>
<span class="lineNum">   10986 </span>            :                                  struct drm_crtc *crtc,
<span class="lineNum">   10987 </span>            :                                  struct drm_framebuffer *fb,
<span class="lineNum">   10988 </span>            :                                  struct drm_i915_gem_object *obj,
<span class="lineNum">   10989 </span>            :                                  struct drm_i915_gem_request *req,
<span class="lineNum">   10990 </span>            :                                  uint32_t flags)
<span class="lineNum">   10991 </span>            : {
<span class="lineNum">   10992 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">   10993 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   10994 </span>            :         u32 flip_mask;
<span class="lineNum">   10995 </span>            :         int ret;
<span class="lineNum">   10996 </span>            : 
<span class="lineNum">   10997 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 6);</span>
<span class="lineNum">   10998 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   10999 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   11000 </span>            : 
<span class="lineNum">   11001 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;plane)</span>
<span class="lineNum">   11002 </span><span class="lineNoCov">          0 :                 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;</span>
<span class="lineNum">   11003 </span>            :         else
<span class="lineNum">   11004 </span>            :                 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
<span class="lineNum">   11005 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);</span>
<span class="lineNum">   11006 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">   11007 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |</span>
<span class="lineNum">   11008 </span><span class="lineNoCov">          0 :                         MI_DISPLAY_FLIP_PLANE(intel_crtc-&gt;plane));</span>
<span class="lineNum">   11009 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, fb-&gt;pitches[0]);</span>
<span class="lineNum">   11010 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, intel_crtc-&gt;unpin_work-&gt;gtt_offset);</span>
<span class="lineNum">   11011 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">   11012 </span>            : 
<span class="lineNum">   11013 </span><span class="lineNoCov">          0 :         intel_mark_page_flip_active(intel_crtc-&gt;unpin_work);</span>
<span class="lineNum">   11014 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="11015"><span class="lineNum">   11015 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11016 </span>            : 
<span class="lineNum">   11017 </span><span class="lineNoCov">          0 : static int intel_gen4_queue_flip(struct drm_device *dev,</span>
<span class="lineNum">   11018 </span>            :                                  struct drm_crtc *crtc,
<span class="lineNum">   11019 </span>            :                                  struct drm_framebuffer *fb,
<span class="lineNum">   11020 </span>            :                                  struct drm_i915_gem_object *obj,
<span class="lineNum">   11021 </span>            :                                  struct drm_i915_gem_request *req,
<span class="lineNum">   11022 </span>            :                                  uint32_t flags)
<span class="lineNum">   11023 </span>            : {
<span class="lineNum">   11024 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">   11025 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11026 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11027 </span>            :         uint32_t pf, pipesrc;
<span class="lineNum">   11028 </span>            :         int ret;
<span class="lineNum">   11029 </span>            : 
<span class="lineNum">   11030 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">   11031 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   11032 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   11033 </span>            : 
<span class="lineNum">   11034 </span>            :         /* i965+ uses the linear or tiled offsets from the
<span class="lineNum">   11035 </span>            :          * Display Registers (which do not change across a page-flip)
<span class="lineNum">   11036 </span>            :          * so we need only reprogram the base address.
<span class="lineNum">   11037 </span>            :          */
<span class="lineNum">   11038 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_DISPLAY_FLIP |</span>
<span class="lineNum">   11039 </span><span class="lineNoCov">          0 :                         MI_DISPLAY_FLIP_PLANE(intel_crtc-&gt;plane));</span>
<span class="lineNum">   11040 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, fb-&gt;pitches[0]);</span>
<span class="lineNum">   11041 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, intel_crtc-&gt;unpin_work-&gt;gtt_offset |</span>
<span class="lineNum">   11042 </span><span class="lineNoCov">          0 :                         obj-&gt;tiling_mode);</span>
<span class="lineNum">   11043 </span>            : 
<span class="lineNum">   11044 </span>            :         /* XXX Enabling the panel-fitter across page-flip is so far
<span class="lineNum">   11045 </span>            :          * untested on non-native modes, so ignore it for now.
<span class="lineNum">   11046 </span>            :          * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) &amp; PF_ENABLE;
<span class="lineNum">   11047 </span>            :          */
<span class="lineNum">   11048 </span>            :         pf = 0;
<span class="lineNum">   11049 </span><span class="lineNoCov">          0 :         pipesrc = I915_READ(PIPESRC(intel_crtc-&gt;pipe)) &amp; 0x0fff0fff;</span>
<span class="lineNum">   11050 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, pf | pipesrc);</span>
<span class="lineNum">   11051 </span>            : 
<span class="lineNum">   11052 </span><span class="lineNoCov">          0 :         intel_mark_page_flip_active(intel_crtc-&gt;unpin_work);</span>
<span class="lineNum">   11053 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="11054"><span class="lineNum">   11054 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11055 </span>            : 
<span class="lineNum">   11056 </span><span class="lineNoCov">          0 : static int intel_gen6_queue_flip(struct drm_device *dev,</span>
<span class="lineNum">   11057 </span>            :                                  struct drm_crtc *crtc,
<span class="lineNum">   11058 </span>            :                                  struct drm_framebuffer *fb,
<span class="lineNum">   11059 </span>            :                                  struct drm_i915_gem_object *obj,
<span class="lineNum">   11060 </span>            :                                  struct drm_i915_gem_request *req,
<span class="lineNum">   11061 </span>            :                                  uint32_t flags)
<span class="lineNum">   11062 </span>            : {
<span class="lineNum">   11063 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">   11064 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11065 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11066 </span>            :         uint32_t pf, pipesrc;
<span class="lineNum">   11067 </span>            :         int ret;
<span class="lineNum">   11068 </span>            : 
<span class="lineNum">   11069 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">   11070 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   11071 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   11072 </span>            : 
<span class="lineNum">   11073 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_DISPLAY_FLIP |</span>
<span class="lineNum">   11074 </span><span class="lineNoCov">          0 :                         MI_DISPLAY_FLIP_PLANE(intel_crtc-&gt;plane));</span>
<span class="lineNum">   11075 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, fb-&gt;pitches[0] | obj-&gt;tiling_mode);</span>
<span class="lineNum">   11076 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, intel_crtc-&gt;unpin_work-&gt;gtt_offset);</span>
<span class="lineNum">   11077 </span>            : 
<span class="lineNum">   11078 </span>            :         /* Contrary to the suggestions in the documentation,
<span class="lineNum">   11079 </span>            :          * &quot;Enable Panel Fitter&quot; does not seem to be required when page
<span class="lineNum">   11080 </span>            :          * flipping with a non-native mode, and worse causes a normal
<span class="lineNum">   11081 </span>            :          * modeset to fail.
<span class="lineNum">   11082 </span>            :          * pf = I915_READ(PF_CTL(intel_crtc-&gt;pipe)) &amp; PF_ENABLE;
<span class="lineNum">   11083 </span>            :          */
<span class="lineNum">   11084 </span>            :         pf = 0;
<span class="lineNum">   11085 </span><span class="lineNoCov">          0 :         pipesrc = I915_READ(PIPESRC(intel_crtc-&gt;pipe)) &amp; 0x0fff0fff;</span>
<span class="lineNum">   11086 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, pf | pipesrc);</span>
<span class="lineNum">   11087 </span>            : 
<span class="lineNum">   11088 </span><span class="lineNoCov">          0 :         intel_mark_page_flip_active(intel_crtc-&gt;unpin_work);</span>
<span class="lineNum">   11089 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="11090"><span class="lineNum">   11090 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11091 </span>            : 
<span class="lineNum">   11092 </span><span class="lineNoCov">          0 : static int intel_gen7_queue_flip(struct drm_device *dev,</span>
<span class="lineNum">   11093 </span>            :                                  struct drm_crtc *crtc,
<span class="lineNum">   11094 </span>            :                                  struct drm_framebuffer *fb,
<span class="lineNum">   11095 </span>            :                                  struct drm_i915_gem_object *obj,
<span class="lineNum">   11096 </span>            :                                  struct drm_i915_gem_request *req,
<span class="lineNum">   11097 </span>            :                                  uint32_t flags)
<span class="lineNum">   11098 </span>            : {
<span class="lineNum">   11099 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">   11100 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11101 </span>            :         uint32_t plane_bit = 0;
<span class="lineNum">   11102 </span>            :         int len, ret;
<span class="lineNum">   11103 </span>            : 
<span class="lineNum">   11104 </span><span class="lineNoCov">          0 :         switch (intel_crtc-&gt;plane) {</span>
<span class="lineNum">   11105 </span>            :         case PLANE_A:
<span class="lineNum">   11106 </span>            :                 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
<span class="lineNum">   11107 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   11108 </span>            :         case PLANE_B:
<span class="lineNum">   11109 </span>            :                 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
<span class="lineNum">   11110 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   11111 </span>            :         case PLANE_C:
<span class="lineNum">   11112 </span>            :                 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
<span class="lineNum">   11113 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   11114 </span>            :         default:
<span class="lineNum">   11115 </span><span class="lineNoCov">          0 :                 WARN_ONCE(1, &quot;unknown plane in flip command\n&quot;);</span>
<span class="lineNum">   11116 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span>
<span class="lineNum">   11117 </span>            :         }
<span class="lineNum">   11118 </span>            : 
<span class="lineNum">   11119 </span>            :         len = 4;
<span class="lineNum">   11120 </span><span class="lineNoCov">          0 :         if (ring-&gt;id == RCS) {</span>
<span class="lineNum">   11121 </span>            :                 len += 6;
<span class="lineNum">   11122 </span>            :                 /*
<span class="lineNum">   11123 </span>            :                  * On Gen 8, SRM is now taking an extra dword to accommodate
<span class="lineNum">   11124 </span>            :                  * 48bits addresses, and we need a NOOP for the batch size to
<span class="lineNum">   11125 </span>            :                  * stay even.
<span class="lineNum">   11126 </span>            :                  */
<span class="lineNum">   11127 </span><span class="lineNoCov">          0 :                 if (IS_GEN8(dev))</span>
<span class="lineNum">   11128 </span><span class="lineNoCov">          0 :                         len += 2;</span>
<span class="lineNum">   11129 </span>            :         }
<span class="lineNum">   11130 </span>            : 
<span class="lineNum">   11131 </span>            :         /*
<span class="lineNum">   11132 </span>            :          * BSpec MI_DISPLAY_FLIP for IVB:
<span class="lineNum">   11133 </span>            :          * &quot;The full packet must be contained within the same cache line.&quot;
<span class="lineNum">   11134 </span>            :          *
<span class="lineNum">   11135 </span>            :          * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same
<span class="lineNum">   11136 </span>            :          * cacheline, if we ever start emitting more commands before
<span class="lineNum">   11137 </span>            :          * the MI_DISPLAY_FLIP we may need to first emit everything else,
<span class="lineNum">   11138 </span>            :          * then do the cacheline alignment, and finally emit the
<span class="lineNum">   11139 </span>            :          * MI_DISPLAY_FLIP.
<span class="lineNum">   11140 </span>            :          */
<span class="lineNum">   11141 </span><span class="lineNoCov">          0 :         ret = intel_ring_cacheline_align(req);</span>
<span class="lineNum">   11142 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   11143 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   11144 </span>            : 
<span class="lineNum">   11145 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, len);</span>
<span class="lineNum">   11146 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   11147 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   11148 </span>            : 
<span class="lineNum">   11149 </span>            :         /* Unmask the flip-done completion message. Note that the bspec says that
<span class="lineNum">   11150 </span>            :          * we should do this for both the BCS and RCS, and that we must not unmask
<span class="lineNum">   11151 </span>            :          * more than one flip event at any time (or ensure that one flip message
<span class="lineNum">   11152 </span>            :          * can be sent by waiting for flip-done prior to queueing new flips).
<span class="lineNum">   11153 </span>            :          * Experimentation says that BCS works despite DERRMR masking all
<span class="lineNum">   11154 </span>            :          * flip-done completion events and that unmasking all planes at once
<span class="lineNum">   11155 </span>            :          * for the RCS also doesn't appear to drop events. Setting the DERRMR
<span class="lineNum">   11156 </span>            :          * to zero does lead to lockups within MI_DISPLAY_FLIP.
<span class="lineNum">   11157 </span>            :          */
<span class="lineNum">   11158 </span><span class="lineNoCov">          0 :         if (ring-&gt;id == RCS) {</span>
<span class="lineNum">   11159 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1));</span>
<span class="lineNum">   11160 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, DERRMR);</span>
<span class="lineNum">   11161 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE |</span>
<span class="lineNum">   11162 </span>            :                                         DERRMR_PIPEB_PRI_FLIP_DONE |
<span class="lineNum">   11163 </span>            :                                         DERRMR_PIPEC_PRI_FLIP_DONE));
<span class="lineNum">   11164 </span><span class="lineNoCov">          0 :                 if (IS_GEN8(dev))</span>
<span class="lineNum">   11165 </span><span class="lineNoCov">          0 :                         intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8 |</span>
<span class="lineNum">   11166 </span>            :                                               MI_SRM_LRM_GLOBAL_GTT);
<span class="lineNum">   11167 </span>            :                 else
<span class="lineNum">   11168 </span><span class="lineNoCov">          0 :                         intel_ring_emit(ring, MI_STORE_REGISTER_MEM |</span>
<span class="lineNum">   11169 </span>            :                                               MI_SRM_LRM_GLOBAL_GTT);
<span class="lineNum">   11170 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, DERRMR);</span>
<span class="lineNum">   11171 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, ring-&gt;scratch.gtt_offset + 256);</span>
<span class="lineNum">   11172 </span><span class="lineNoCov">          0 :                 if (IS_GEN8(dev)) {</span>
<span class="lineNum">   11173 </span><span class="lineNoCov">          0 :                         intel_ring_emit(ring, 0);</span>
<span class="lineNum">   11174 </span><span class="lineNoCov">          0 :                         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">   11175 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   11176 </span>            :         }
<span class="lineNum">   11177 </span>            : 
<span class="lineNum">   11178 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);</span>
<span class="lineNum">   11179 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, (fb-&gt;pitches[0] | obj-&gt;tiling_mode));</span>
<span class="lineNum">   11180 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, intel_crtc-&gt;unpin_work-&gt;gtt_offset);</span>
<span class="lineNum">   11181 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, (MI_NOOP));</span>
<span class="lineNum">   11182 </span>            : 
<span class="lineNum">   11183 </span><span class="lineNoCov">          0 :         intel_mark_page_flip_active(intel_crtc-&gt;unpin_work);</span>
<span class="lineNum">   11184 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="11185"><span class="lineNum">   11185 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11186 </span>            : 
<span class="lineNum">   11187 </span><span class="lineNoCov">          0 : static bool use_mmio_flip(struct intel_engine_cs *ring,</span>
<span class="lineNum">   11188 </span>            :                           struct drm_i915_gem_object *obj)
<span class="lineNum">   11189 </span>            : {
<span class="lineNum">   11190 </span>            :         /*
<span class="lineNum">   11191 </span>            :          * This is not being used for older platforms, because
<span class="lineNum">   11192 </span>            :          * non-availability of flip done interrupt forces us to use
<span class="lineNum">   11193 </span>            :          * CS flips. Older platforms derive flip done using some clever
<span class="lineNum">   11194 </span>            :          * tricks involving the flip_pending status bits and vblank irqs.
<span class="lineNum">   11195 </span>            :          * So using MMIO flips there would disrupt this mechanism.
<span class="lineNum">   11196 </span>            :          */
<span class="lineNum">   11197 </span>            : 
<span class="lineNum">   11198 </span><span class="lineNoCov">          0 :         if (ring == NULL)</span>
<span class="lineNum">   11199 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   11200 </span>            : 
<span class="lineNum">   11201 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(ring-&gt;dev)-&gt;gen &lt; 5)</span>
<span class="lineNum">   11202 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   11203 </span>            : 
<span class="lineNum">   11204 </span><span class="lineNoCov">          0 :         if (i915.use_mmio_flip &lt; 0)</span>
<span class="lineNum">   11205 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   11206 </span><span class="lineNoCov">          0 :         else if (i915.use_mmio_flip &gt; 0)</span>
<span class="lineNum">   11207 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   11208 </span><span class="lineNoCov">          0 :         else if (i915.enable_execlists)</span>
<span class="lineNum">   11209 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   11210 </span>            :         else
<span class="lineNum">   11211 </span><span class="lineNoCov">          0 :                 return ring != i915_gem_request_get_ring(obj-&gt;last_write_req);</span>
<a name="11212"><span class="lineNum">   11212 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11213 </span>            : 
<span class="lineNum">   11214 </span><span class="lineNoCov">          0 : static void skl_do_mmio_flip(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">   11215 </span>            :                              struct intel_unpin_work *work)
<span class="lineNum">   11216 </span>            : {
<span class="lineNum">   11217 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">   11218 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11219 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = intel_crtc-&gt;base.primary-&gt;fb;</span>
<span class="lineNum">   11220 </span><span class="lineNoCov">          0 :         const enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   11221 </span>            :         u32 ctl, stride;
<span class="lineNum">   11222 </span>            : 
<span class="lineNum">   11223 </span><span class="lineNoCov">          0 :         ctl = I915_READ(PLANE_CTL(pipe, 0));</span>
<span class="lineNum">   11224 </span><span class="lineNoCov">          0 :         ctl &amp;= ~PLANE_CTL_TILED_MASK;</span>
<span class="lineNum">   11225 </span><span class="lineNoCov">          0 :         switch (fb-&gt;modifier[0]) {</span>
<span class="lineNum">   11226 </span>            :         case DRM_FORMAT_MOD_NONE:
<span class="lineNum">   11227 </span>            :                 break;
<span class="lineNum">   11228 </span>            :         case I915_FORMAT_MOD_X_TILED:
<span class="lineNum">   11229 </span><span class="lineNoCov">          0 :                 ctl |= PLANE_CTL_TILED_X;</span>
<span class="lineNum">   11230 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   11231 </span>            :         case I915_FORMAT_MOD_Y_TILED:
<span class="lineNum">   11232 </span><span class="lineNoCov">          0 :                 ctl |= PLANE_CTL_TILED_Y;</span>
<span class="lineNum">   11233 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   11234 </span>            :         case I915_FORMAT_MOD_Yf_TILED:
<span class="lineNum">   11235 </span><span class="lineNoCov">          0 :                 ctl |= PLANE_CTL_TILED_YF;</span>
<span class="lineNum">   11236 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   11237 </span>            :         default:
<span class="lineNum">   11238 </span><span class="lineNoCov">          0 :                 MISSING_CASE(fb-&gt;modifier[0]);</span>
<span class="lineNum">   11239 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11240 </span>            : 
<span class="lineNum">   11241 </span>            :         /*
<span class="lineNum">   11242 </span>            :          * The stride is either expressed as a multiple of 64 bytes chunks for
<span class="lineNum">   11243 </span>            :          * linear buffers or in number of tiles for tiled buffers.
<span class="lineNum">   11244 </span>            :          */
<span class="lineNum">   11245 </span><span class="lineNoCov">          0 :         stride = fb-&gt;pitches[0] /</span>
<span class="lineNum">   11246 </span><span class="lineNoCov">          0 :                  intel_fb_stride_alignment(dev, fb-&gt;modifier[0],</span>
<span class="lineNum">   11247 </span><span class="lineNoCov">          0 :                                            fb-&gt;pixel_format);</span>
<span class="lineNum">   11248 </span>            : 
<span class="lineNum">   11249 </span>            :         /*
<span class="lineNum">   11250 </span>            :          * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on
<span class="lineNum">   11251 </span>            :          * PLANE_SURF updates, the update is then guaranteed to be atomic.
<span class="lineNum">   11252 </span>            :          */
<span class="lineNum">   11253 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_CTL(pipe, 0), ctl);</span>
<span class="lineNum">   11254 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_STRIDE(pipe, 0), stride);</span>
<span class="lineNum">   11255 </span>            : 
<span class="lineNum">   11256 </span><span class="lineNoCov">          0 :         I915_WRITE(PLANE_SURF(pipe, 0), work-&gt;gtt_offset);</span>
<span class="lineNum">   11257 </span><span class="lineNoCov">          0 :         POSTING_READ(PLANE_SURF(pipe, 0));</span>
<a name="11258"><span class="lineNum">   11258 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11259 </span>            : 
<span class="lineNum">   11260 </span><span class="lineNoCov">          0 : static void ilk_do_mmio_flip(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">   11261 </span>            :                              struct intel_unpin_work *work)
<span class="lineNum">   11262 </span>            : {
<span class="lineNum">   11263 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">   11264 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11265 </span>            :         struct intel_framebuffer *intel_fb =
<span class="lineNum">   11266 </span><span class="lineNoCov">          0 :                 to_intel_framebuffer(intel_crtc-&gt;base.primary-&gt;fb);</span>
<span class="lineNum">   11267 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb-&gt;obj;</span>
<span class="lineNum">   11268 </span>            :         u32 dspcntr;
<span class="lineNum">   11269 </span>            :         u32 reg;
<span class="lineNum">   11270 </span>            : 
<span class="lineNum">   11271 </span><span class="lineNoCov">          0 :         reg = DSPCNTR(intel_crtc-&gt;plane);</span>
<span class="lineNum">   11272 </span><span class="lineNoCov">          0 :         dspcntr = I915_READ(reg);</span>
<span class="lineNum">   11273 </span>            : 
<span class="lineNum">   11274 </span><span class="lineNoCov">          0 :         if (obj-&gt;tiling_mode != I915_TILING_NONE)</span>
<span class="lineNum">   11275 </span><span class="lineNoCov">          0 :                 dspcntr |= DISPPLANE_TILED;</span>
<span class="lineNum">   11276 </span>            :         else
<span class="lineNum">   11277 </span><span class="lineNoCov">          0 :                 dspcntr &amp;= ~DISPPLANE_TILED;</span>
<span class="lineNum">   11278 </span>            : 
<span class="lineNum">   11279 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, dspcntr);</span>
<span class="lineNum">   11280 </span>            : 
<span class="lineNum">   11281 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPSURF(intel_crtc-&gt;plane), work-&gt;gtt_offset);</span>
<span class="lineNum">   11282 </span><span class="lineNoCov">          0 :         POSTING_READ(DSPSURF(intel_crtc-&gt;plane));</span>
<span class="lineNum">   11283 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11284 </span>            : 
<span class="lineNum">   11285 </span>            : /*
<span class="lineNum">   11286 </span>            :  * XXX: This is the temporary way to update the plane registers until we get
<a name="11287"><span class="lineNum">   11287 </span>            :  * around to using the usual plane update functions for MMIO flips</a>
<span class="lineNum">   11288 </span>            :  */
<span class="lineNum">   11289 </span><span class="lineNoCov">          0 : static void intel_do_mmio_flip(struct intel_mmio_flip *mmio_flip)</span>
<span class="lineNum">   11290 </span>            : {
<span class="lineNum">   11291 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = mmio_flip-&gt;crtc;</span>
<span class="lineNum">   11292 </span>            :         struct intel_unpin_work *work;
<span class="lineNum">   11293 </span>            : 
<span class="lineNum">   11294 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;crtc-&gt;base.dev-&gt;event_lock);</span>
<span class="lineNum">   11295 </span><span class="lineNoCov">          0 :         work = crtc-&gt;unpin_work;</span>
<span class="lineNum">   11296 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;crtc-&gt;base.dev-&gt;event_lock);</span>
<span class="lineNum">   11297 </span><span class="lineNoCov">          0 :         if (work == NULL)</span>
<span class="lineNum">   11298 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   11299 </span>            : 
<span class="lineNum">   11300 </span><span class="lineNoCov">          0 :         intel_mark_page_flip_active(work);</span>
<span class="lineNum">   11301 </span>            : 
<span class="lineNum">   11302 </span><span class="lineNoCov">          0 :         intel_pipe_update_start(crtc);</span>
<span class="lineNum">   11303 </span>            : 
<span class="lineNum">   11304 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(mmio_flip-&gt;i915)-&gt;gen &gt;= 9)</span>
<span class="lineNum">   11305 </span><span class="lineNoCov">          0 :                 skl_do_mmio_flip(crtc, work);</span>
<span class="lineNum">   11306 </span>            :         else
<span class="lineNum">   11307 </span>            :                 /* use_mmio_flip() retricts MMIO flips to ilk+ */
<span class="lineNum">   11308 </span><span class="lineNoCov">          0 :                 ilk_do_mmio_flip(crtc, work);</span>
<span class="lineNum">   11309 </span>            : 
<span class="lineNum">   11310 </span><span class="lineNoCov">          0 :         intel_pipe_update_end(crtc);</span>
<a name="11311"><span class="lineNum">   11311 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11312 </span>            : 
<span class="lineNum">   11313 </span><span class="lineNoCov">          0 : static void intel_mmio_flip_work_func(struct work_struct *work)</span>
<span class="lineNum">   11314 </span>            : {
<span class="lineNum">   11315 </span>            :         struct intel_mmio_flip *mmio_flip =
<span class="lineNum">   11316 </span><span class="lineNoCov">          0 :                 container_of(work, struct intel_mmio_flip, work);</span>
<span class="lineNum">   11317 </span>            : 
<span class="lineNum">   11318 </span><span class="lineNoCov">          0 :         if (mmio_flip-&gt;req) {</span>
<span class="lineNum">   11319 </span><span class="lineNoCov">          0 :                 WARN_ON(__i915_wait_request(mmio_flip-&gt;req,</span>
<span class="lineNum">   11320 </span>            :                                             mmio_flip-&gt;crtc-&gt;reset_counter,
<span class="lineNum">   11321 </span>            :                                             false, NULL,
<span class="lineNum">   11322 </span>            :                                             &amp;mmio_flip-&gt;i915-&gt;rps.mmioflips));
<span class="lineNum">   11323 </span><span class="lineNoCov">          0 :                 i915_gem_request_unreference__unlocked(mmio_flip-&gt;req);</span>
<span class="lineNum">   11324 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11325 </span>            : 
<span class="lineNum">   11326 </span><span class="lineNoCov">          0 :         intel_do_mmio_flip(mmio_flip);</span>
<span class="lineNum">   11327 </span><span class="lineNoCov">          0 :         kfree(mmio_flip);</span>
<a name="11328"><span class="lineNum">   11328 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11329 </span>            : 
<span class="lineNum">   11330 </span><span class="lineNoCov">          0 : static int intel_queue_mmio_flip(struct drm_device *dev,</span>
<span class="lineNum">   11331 </span>            :                                  struct drm_crtc *crtc,
<span class="lineNum">   11332 </span>            :                                  struct drm_framebuffer *fb,
<span class="lineNum">   11333 </span>            :                                  struct drm_i915_gem_object *obj,
<span class="lineNum">   11334 </span>            :                                  struct intel_engine_cs *ring,
<span class="lineNum">   11335 </span>            :                                  uint32_t flags)
<span class="lineNum">   11336 </span>            : {
<span class="lineNum">   11337 </span>            :         struct intel_mmio_flip *mmio_flip;
<span class="lineNum">   11338 </span>            : 
<span class="lineNum">   11339 </span><span class="lineNoCov">          0 :         mmio_flip = kmalloc(sizeof(*mmio_flip), GFP_KERNEL);</span>
<span class="lineNum">   11340 </span><span class="lineNoCov">          0 :         if (mmio_flip == NULL)</span>
<span class="lineNum">   11341 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">   11342 </span>            : 
<span class="lineNum">   11343 </span><span class="lineNoCov">          0 :         mmio_flip-&gt;i915 = to_i915(dev);</span>
<span class="lineNum">   11344 </span><span class="lineNoCov">          0 :         mmio_flip-&gt;req = i915_gem_request_reference(obj-&gt;last_write_req);</span>
<span class="lineNum">   11345 </span><span class="lineNoCov">          0 :         mmio_flip-&gt;crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11346 </span>            : 
<span class="lineNum">   11347 </span><span class="lineNoCov">          0 :         INIT_WORK(&amp;mmio_flip-&gt;work, intel_mmio_flip_work_func);</span>
<span class="lineNum">   11348 </span><span class="lineNoCov">          0 :         schedule_work(&amp;mmio_flip-&gt;work);</span>
<span class="lineNum">   11349 </span>            : 
<span class="lineNum">   11350 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="11351"><span class="lineNum">   11351 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11352 </span>            : 
<span class="lineNum">   11353 </span><span class="lineNoCov">          0 : static int intel_default_queue_flip(struct drm_device *dev,</span>
<span class="lineNum">   11354 </span>            :                                     struct drm_crtc *crtc,
<span class="lineNum">   11355 </span>            :                                     struct drm_framebuffer *fb,
<span class="lineNum">   11356 </span>            :                                     struct drm_i915_gem_object *obj,
<span class="lineNum">   11357 </span>            :                                     struct drm_i915_gem_request *req,
<span class="lineNum">   11358 </span>            :                                     uint32_t flags)
<span class="lineNum">   11359 </span>            : {
<span class="lineNum">   11360 </span><span class="lineNoCov">          0 :         return -ENODEV;</span>
<a name="11361"><span class="lineNum">   11361 </span>            : }</a>
<span class="lineNum">   11362 </span>            : 
<span class="lineNum">   11363 </span><span class="lineNoCov">          0 : static bool __intel_pageflip_stall_check(struct drm_device *dev,</span>
<span class="lineNum">   11364 </span>            :                                          struct drm_crtc *crtc)
<span class="lineNum">   11365 </span>            : {
<span class="lineNum">   11366 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11367 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11368 </span><span class="lineNoCov">          0 :         struct intel_unpin_work *work = intel_crtc-&gt;unpin_work;</span>
<span class="lineNum">   11369 </span>            :         u32 addr;
<span class="lineNum">   11370 </span>            : 
<span class="lineNum">   11371 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;work-&gt;pending) &gt;= INTEL_FLIP_COMPLETE)</span>
<span class="lineNum">   11372 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   11373 </span>            : 
<span class="lineNum">   11374 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;work-&gt;pending) &lt; INTEL_FLIP_PENDING)</span>
<span class="lineNum">   11375 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   11376 </span>            : 
<span class="lineNum">   11377 </span><span class="lineNoCov">          0 :         if (!work-&gt;enable_stall_check)</span>
<span class="lineNum">   11378 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   11379 </span>            : 
<span class="lineNum">   11380 </span><span class="lineNoCov">          0 :         if (work-&gt;flip_ready_vblank == 0) {</span>
<span class="lineNum">   11381 </span><span class="lineNoCov">          0 :                 if (work-&gt;flip_queued_req &amp;&amp;</span>
<span class="lineNum">   11382 </span><span class="lineNoCov">          0 :                     !i915_gem_request_completed(work-&gt;flip_queued_req, true))</span>
<span class="lineNum">   11383 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">   11384 </span>            : 
<span class="lineNum">   11385 </span><span class="lineNoCov">          0 :                 work-&gt;flip_ready_vblank = drm_crtc_vblank_count(crtc);</span>
<span class="lineNum">   11386 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11387 </span>            : 
<span class="lineNum">   11388 </span><span class="lineNoCov">          0 :         if (drm_crtc_vblank_count(crtc) - work-&gt;flip_ready_vblank &lt; 3)</span>
<span class="lineNum">   11389 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   11390 </span>            : 
<span class="lineNum">   11391 </span>            :         /* Potential stall - if we see that the flip has happened,
<span class="lineNum">   11392 </span>            :          * assume a missed interrupt. */
<span class="lineNum">   11393 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">   11394 </span><span class="lineNoCov">          0 :                 addr = I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc-&gt;plane)));</span>
<span class="lineNum">   11395 </span>            :         else
<span class="lineNum">   11396 </span><span class="lineNoCov">          0 :                 addr = I915_READ(DSPADDR(intel_crtc-&gt;plane));</span>
<span class="lineNum">   11397 </span>            : 
<span class="lineNum">   11398 </span>            :         /* There is a potential issue here with a false positive after a flip
<span class="lineNum">   11399 </span>            :          * to the same address. We could address this by checking for a
<span class="lineNum">   11400 </span>            :          * non-incrementing frame counter.
<span class="lineNum">   11401 </span>            :          */
<span class="lineNum">   11402 </span><span class="lineNoCov">          0 :         return addr == work-&gt;gtt_offset;</span>
<a name="11403"><span class="lineNum">   11403 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11404 </span>            : 
<span class="lineNum">   11405 </span><span class="lineNoCov">          0 : void intel_check_page_flip(struct drm_device *dev, int pipe)</span>
<span class="lineNum">   11406 </span>            : {
<span class="lineNum">   11407 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11408 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = dev_priv-&gt;pipe_to_crtc_mapping[pipe];</span>
<span class="lineNum">   11409 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11410 </span>            :         struct intel_unpin_work *work;
<span class="lineNum">   11411 </span>            : 
<span class="lineNum">   11412 </span>            : //      WARN_ON(!in_interrupt());
<span class="lineNum">   11413 </span>            : 
<span class="lineNum">   11414 </span><span class="lineNoCov">          0 :         if (crtc == NULL)</span>
<span class="lineNum">   11415 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   11416 </span>            : 
<span class="lineNum">   11417 </span><span class="lineNoCov">          0 :         spin_lock(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11418 </span><span class="lineNoCov">          0 :         work = intel_crtc-&gt;unpin_work;</span>
<span class="lineNum">   11419 </span><span class="lineNoCov">          0 :         if (work != NULL &amp;&amp; __intel_pageflip_stall_check(dev, crtc)) {</span>
<span class="lineNum">   11420 </span><span class="lineNoCov">          0 :                 WARN_ONCE(1, &quot;Kicking stuck page flip: queued at %d, now %d\n&quot;,</span>
<span class="lineNum">   11421 </span>            :                          work-&gt;flip_queued_vblank, drm_vblank_count(dev, pipe));
<span class="lineNum">   11422 </span><span class="lineNoCov">          0 :                 page_flip_completed(intel_crtc);</span>
<span class="lineNum">   11423 </span>            :                 work = NULL;
<span class="lineNum">   11424 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11425 </span><span class="lineNoCov">          0 :         if (work != NULL &amp;&amp;</span>
<span class="lineNum">   11426 </span><span class="lineNoCov">          0 :             drm_vblank_count(dev, pipe) - work-&gt;flip_queued_vblank &gt; 1)</span>
<span class="lineNum">   11427 </span><span class="lineNoCov">          0 :                 intel_queue_rps_boost_for_request(dev, work-&gt;flip_queued_req);</span>
<span class="lineNum">   11428 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;dev-&gt;event_lock);</span>
<a name="11429"><span class="lineNum">   11429 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11430 </span>            : 
<span class="lineNum">   11431 </span><span class="lineNoCov">          0 : static int intel_crtc_page_flip(struct drm_crtc *crtc,</span>
<span class="lineNum">   11432 </span>            :                                 struct drm_framebuffer *fb,
<span class="lineNum">   11433 </span>            :                                 struct drm_pending_vblank_event *event,
<span class="lineNum">   11434 </span>            :                                 uint32_t page_flip_flags)
<span class="lineNum">   11435 </span>            : {
<span class="lineNum">   11436 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   11437 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11438 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *old_fb = crtc-&gt;primary-&gt;fb;</span>
<span class="lineNum">   11439 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(fb);</span>
<span class="lineNum">   11440 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11441 </span><span class="lineNoCov">          0 :         struct drm_plane *primary = crtc-&gt;primary;</span>
<span class="lineNum">   11442 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   11443 </span>            :         struct intel_unpin_work *work;
<span class="lineNum">   11444 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">   11445 </span>            :         bool mmio_flip;
<span class="lineNum">   11446 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_request *request = NULL;</span>
<span class="lineNum">   11447 </span>            :         int ret;
<span class="lineNum">   11448 </span>            : 
<span class="lineNum">   11449 </span>            :         /*
<span class="lineNum">   11450 </span>            :          * drm_mode_page_flip_ioctl() should already catch this, but double
<span class="lineNum">   11451 </span>            :          * check to be safe.  In the future we may enable pageflipping from
<span class="lineNum">   11452 </span>            :          * a disabled primary plane.
<span class="lineNum">   11453 </span>            :          */
<span class="lineNum">   11454 </span><span class="lineNoCov">          0 :         if (WARN_ON(intel_fb_obj(old_fb) == NULL))</span>
<span class="lineNum">   11455 </span><span class="lineNoCov">          0 :                 return -EBUSY;</span>
<span class="lineNum">   11456 </span>            : 
<span class="lineNum">   11457 </span>            :         /* Can't change pixel format via MI display flips. */
<span class="lineNum">   11458 </span><span class="lineNoCov">          0 :         if (fb-&gt;pixel_format != crtc-&gt;primary-&gt;fb-&gt;pixel_format)</span>
<span class="lineNum">   11459 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   11460 </span>            : 
<span class="lineNum">   11461 </span>            :         /*
<span class="lineNum">   11462 </span>            :          * TILEOFF/LINOFF registers can't be changed via MI display flips.
<span class="lineNum">   11463 </span>            :          * Note that pitch changes could also affect these register.
<span class="lineNum">   11464 </span>            :          */
<span class="lineNum">   11465 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt; 3 &amp;&amp;</span>
<span class="lineNum">   11466 </span><span class="lineNoCov">          0 :             (fb-&gt;offsets[0] != crtc-&gt;primary-&gt;fb-&gt;offsets[0] ||</span>
<span class="lineNum">   11467 </span><span class="lineNoCov">          0 :              fb-&gt;pitches[0] != crtc-&gt;primary-&gt;fb-&gt;pitches[0]))</span>
<span class="lineNum">   11468 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   11469 </span>            : 
<span class="lineNum">   11470 </span><span class="lineNoCov">          0 :         if (i915_terminally_wedged(&amp;dev_priv-&gt;gpu_error))</span>
<span class="lineNum">   11471 </span>            :                 goto out_hang;
<span class="lineNum">   11472 </span>            : 
<span class="lineNum">   11473 </span><span class="lineNoCov">          0 :         work = kzalloc(sizeof(*work), GFP_KERNEL);</span>
<span class="lineNum">   11474 </span><span class="lineNoCov">          0 :         if (work == NULL)</span>
<span class="lineNum">   11475 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">   11476 </span>            : 
<span class="lineNum">   11477 </span><span class="lineNoCov">          0 :         work-&gt;event = event;</span>
<span class="lineNum">   11478 </span><span class="lineNoCov">          0 :         work-&gt;crtc = crtc;</span>
<span class="lineNum">   11479 </span><span class="lineNoCov">          0 :         work-&gt;old_fb = old_fb;</span>
<span class="lineNum">   11480 </span><span class="lineNoCov">          0 :         INIT_WORK(&amp;work-&gt;work, intel_unpin_work_fn);</span>
<span class="lineNum">   11481 </span>            : 
<span class="lineNum">   11482 </span><span class="lineNoCov">          0 :         ret = drm_crtc_vblank_get(crtc);</span>
<span class="lineNum">   11483 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   11484 </span>            :                 goto free_work;
<span class="lineNum">   11485 </span>            : 
<span class="lineNum">   11486 </span>            :         /* We borrow the event spin lock for protecting unpin_work */
<span class="lineNum">   11487 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11488 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;unpin_work) {</span>
<span class="lineNum">   11489 </span>            :                 /* Before declaring the flip queue wedged, check if
<span class="lineNum">   11490 </span>            :                  * the hardware completed the operation behind our backs.
<span class="lineNum">   11491 </span>            :                  */
<span class="lineNum">   11492 </span><span class="lineNoCov">          0 :                 if (__intel_pageflip_stall_check(dev, crtc)) {</span>
<span class="lineNum">   11493 </span>            :                         DRM_DEBUG_DRIVER(&quot;flip queue: previous flip completed, continuing\n&quot;);
<span class="lineNum">   11494 </span><span class="lineNoCov">          0 :                         page_flip_completed(intel_crtc);</span>
<span class="lineNum">   11495 </span>            :                 } else {
<span class="lineNum">   11496 </span>            :                         DRM_DEBUG_DRIVER(&quot;flip queue: crtc already busy\n&quot;);
<span class="lineNum">   11497 </span><span class="lineNoCov">          0 :                         spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11498 </span>            : 
<span class="lineNum">   11499 </span><span class="lineNoCov">          0 :                         drm_crtc_vblank_put(crtc);</span>
<span class="lineNum">   11500 </span><span class="lineNoCov">          0 :                         kfree(work);</span>
<span class="lineNum">   11501 </span><span class="lineNoCov">          0 :                         return -EBUSY;</span>
<span class="lineNum">   11502 </span>            :                 }
<span class="lineNum">   11503 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11504 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;unpin_work = work;</span>
<span class="lineNum">   11505 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11506 </span>            : 
<span class="lineNum">   11507 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;intel_crtc-&gt;unpin_work_count) &gt;= 2)</span>
<span class="lineNum">   11508 </span><span class="lineNoCov">          0 :                 flush_workqueue(dev_priv-&gt;wq);</span>
<span class="lineNum">   11509 </span>            : 
<span class="lineNum">   11510 </span>            :         /* Reference the objects for the scheduled work. */
<span class="lineNum">   11511 </span><span class="lineNoCov">          0 :         drm_framebuffer_reference(work-&gt;old_fb);</span>
<span class="lineNum">   11512 </span><span class="lineNoCov">          0 :         drm_gem_object_reference(&amp;obj-&gt;base);</span>
<span class="lineNum">   11513 </span>            : 
<span class="lineNum">   11514 </span><span class="lineNoCov">          0 :         crtc-&gt;primary-&gt;fb = fb;</span>
<span class="lineNum">   11515 </span><span class="lineNoCov">          0 :         update_state_fb(crtc-&gt;primary);</span>
<span class="lineNum">   11516 </span>            : 
<span class="lineNum">   11517 </span><span class="lineNoCov">          0 :         work-&gt;pending_flip_obj = obj;</span>
<span class="lineNum">   11518 </span>            : 
<span class="lineNum">   11519 </span><span class="lineNoCov">          0 :         ret = i915_mutex_lock_interruptible(dev);</span>
<span class="lineNum">   11520 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   11521 </span>            :                 goto cleanup;
<span class="lineNum">   11522 </span>            : 
<span class="lineNum">   11523 </span><span class="lineNoCov">          0 :         atomic_inc(&amp;intel_crtc-&gt;unpin_work_count);</span>
<span class="lineNum">   11524 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;reset_counter = atomic_read(&amp;dev_priv-&gt;gpu_error.reset_counter);</span>
<span class="lineNum">   11525 </span>            : 
<span class="lineNum">   11526 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5 || IS_G4X(dev))</span>
<span class="lineNum">   11527 </span><span class="lineNoCov">          0 :                 work-&gt;flip_count = I915_READ(PIPE_FLIPCOUNT_G4X(pipe)) + 1;</span>
<span class="lineNum">   11528 </span>            : 
<span class="lineNum">   11529 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">   11530 </span><span class="lineNoCov">          0 :                 ring = &amp;dev_priv-&gt;ring[BCS];</span>
<span class="lineNum">   11531 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode != intel_fb_obj(work-&gt;old_fb)-&gt;tiling_mode)</span>
<span class="lineNum">   11532 </span>            :                         /* vlv: DISPLAY_FLIP fails to change tiling */
<span class="lineNum">   11533 </span><span class="lineNoCov">          0 :                         ring = NULL;</span>
<span class="lineNum">   11534 </span><span class="lineNoCov">          0 :         } else if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {</span>
<span class="lineNum">   11535 </span><span class="lineNoCov">          0 :                 ring = &amp;dev_priv-&gt;ring[BCS];</span>
<span class="lineNum">   11536 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 7) {</span>
<span class="lineNum">   11537 </span><span class="lineNoCov">          0 :                 ring = i915_gem_request_get_ring(obj-&gt;last_write_req);</span>
<span class="lineNum">   11538 </span><span class="lineNoCov">          0 :                 if (ring == NULL || ring-&gt;id != RCS)</span>
<span class="lineNum">   11539 </span><span class="lineNoCov">          0 :                         ring = &amp;dev_priv-&gt;ring[BCS];</span>
<span class="lineNum">   11540 </span>            :         } else {
<span class="lineNum">   11541 </span><span class="lineNoCov">          0 :                 ring = &amp;dev_priv-&gt;ring[RCS];</span>
<span class="lineNum">   11542 </span>            :         }
<span class="lineNum">   11543 </span>            : 
<span class="lineNum">   11544 </span><span class="lineNoCov">          0 :         mmio_flip = use_mmio_flip(ring, obj);</span>
<span class="lineNum">   11545 </span>            : 
<span class="lineNum">   11546 </span>            :         /* When using CS flips, we want to emit semaphores between rings.
<span class="lineNum">   11547 </span>            :          * However, when using mmio flips we will create a task to do the
<span class="lineNum">   11548 </span>            :          * synchronisation, so all we want here is to pin the framebuffer
<span class="lineNum">   11549 </span>            :          * into the display plane and skip any waits.
<span class="lineNum">   11550 </span>            :          */
<span class="lineNum">   11551 </span><span class="lineNoCov">          0 :         ret = intel_pin_and_fence_fb_obj(crtc-&gt;primary, fb,</span>
<span class="lineNum">   11552 </span><span class="lineNoCov">          0 :                                          crtc-&gt;primary-&gt;state,</span>
<span class="lineNum">   11553 </span><span class="lineNoCov">          0 :                                          mmio_flip ? i915_gem_request_get_ring(obj-&gt;last_write_req) : ring, &amp;request);</span>
<span class="lineNum">   11554 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   11555 </span>            :                 goto cleanup_pending;
<span class="lineNum">   11556 </span>            : 
<span class="lineNum">   11557 </span><span class="lineNoCov">          0 :         work-&gt;gtt_offset = intel_plane_obj_offset(to_intel_plane(primary),</span>
<span class="lineNum">   11558 </span>            :                                                   obj, 0);
<span class="lineNum">   11559 </span><span class="lineNoCov">          0 :         work-&gt;gtt_offset += intel_crtc-&gt;dspaddr_offset;</span>
<span class="lineNum">   11560 </span>            : 
<span class="lineNum">   11561 </span><span class="lineNoCov">          0 :         if (mmio_flip) {</span>
<span class="lineNum">   11562 </span><span class="lineNoCov">          0 :                 ret = intel_queue_mmio_flip(dev, crtc, fb, obj, ring,</span>
<span class="lineNum">   11563 </span>            :                                             page_flip_flags);
<span class="lineNum">   11564 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   11565 </span>            :                         goto cleanup_unpin;
<span class="lineNum">   11566 </span>            : 
<span class="lineNum">   11567 </span><span class="lineNoCov">          0 :                 i915_gem_request_assign(&amp;work-&gt;flip_queued_req,</span>
<span class="lineNum">   11568 </span><span class="lineNoCov">          0 :                                         obj-&gt;last_write_req);</span>
<span class="lineNum">   11569 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   11570 </span><span class="lineNoCov">          0 :                 if (!request) {</span>
<span class="lineNum">   11571 </span><span class="lineNoCov">          0 :                         ret = i915_gem_request_alloc(ring, ring-&gt;default_context, &amp;request);</span>
<span class="lineNum">   11572 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">   11573 </span>            :                                 goto cleanup_unpin;
<span class="lineNum">   11574 </span>            :                 }
<span class="lineNum">   11575 </span>            : 
<span class="lineNum">   11576 </span><span class="lineNoCov">          0 :                 ret = dev_priv-&gt;display.queue_flip(dev, crtc, fb, obj, request,</span>
<span class="lineNum">   11577 </span>            :                                                    page_flip_flags);
<span class="lineNum">   11578 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   11579 </span>            :                         goto cleanup_unpin;
<span class="lineNum">   11580 </span>            : 
<span class="lineNum">   11581 </span><span class="lineNoCov">          0 :                 i915_gem_request_assign(&amp;work-&gt;flip_queued_req, request);</span>
<span class="lineNum">   11582 </span>            :         }
<span class="lineNum">   11583 </span>            : 
<span class="lineNum">   11584 </span><span class="lineNoCov">          0 :         if (request)</span>
<span class="lineNum">   11585 </span><span class="lineNoCov">          0 :                 i915_add_request_no_flush(request);</span>
<span class="lineNum">   11586 </span>            : 
<span class="lineNum">   11587 </span><span class="lineNoCov">          0 :         work-&gt;flip_queued_vblank = drm_crtc_vblank_count(crtc);</span>
<span class="lineNum">   11588 </span><span class="lineNoCov">          0 :         work-&gt;enable_stall_check = true;</span>
<span class="lineNum">   11589 </span>            : 
<span class="lineNum">   11590 </span><span class="lineNoCov">          0 :         i915_gem_track_fb(intel_fb_obj(work-&gt;old_fb), obj,</span>
<span class="lineNum">   11591 </span><span class="lineNoCov">          0 :                           to_intel_plane(primary)-&gt;frontbuffer_bit);</span>
<span class="lineNum">   11592 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   11593 </span>            : 
<span class="lineNum">   11594 </span><span class="lineNoCov">          0 :         intel_fbc_disable_crtc(intel_crtc);</span>
<span class="lineNum">   11595 </span><span class="lineNoCov">          0 :         intel_frontbuffer_flip_prepare(dev,</span>
<span class="lineNum">   11596 </span><span class="lineNoCov">          0 :                                        to_intel_plane(primary)-&gt;frontbuffer_bit);</span>
<span class="lineNum">   11597 </span>            : 
<span class="lineNum">   11598 </span><span class="lineNoCov">          0 :         trace_i915_flip_request(intel_crtc-&gt;plane, obj);</span>
<span class="lineNum">   11599 </span>            : 
<span class="lineNum">   11600 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">   11601 </span>            : 
<span class="lineNum">   11602 </span>            : cleanup_unpin:
<span class="lineNum">   11603 </span><span class="lineNoCov">          0 :         intel_unpin_fb_obj(fb, crtc-&gt;primary-&gt;state);</span>
<span class="lineNum">   11604 </span>            : cleanup_pending:
<span class="lineNum">   11605 </span><span class="lineNoCov">          0 :         if (request)</span>
<span class="lineNum">   11606 </span><span class="lineNoCov">          0 :                 i915_gem_request_cancel(request);</span>
<span class="lineNum">   11607 </span><span class="lineNoCov">          0 :         atomic_dec(&amp;intel_crtc-&gt;unpin_work_count);</span>
<span class="lineNum">   11608 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   11609 </span>            : cleanup:
<span class="lineNum">   11610 </span><span class="lineNoCov">          0 :         crtc-&gt;primary-&gt;fb = old_fb;</span>
<span class="lineNum">   11611 </span><span class="lineNoCov">          0 :         update_state_fb(crtc-&gt;primary);</span>
<span class="lineNum">   11612 </span>            : 
<span class="lineNum">   11613 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference_unlocked(&amp;obj-&gt;base);</span>
<span class="lineNum">   11614 </span><span class="lineNoCov">          0 :         drm_framebuffer_unreference(work-&gt;old_fb);</span>
<span class="lineNum">   11615 </span>            : 
<span class="lineNum">   11616 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11617 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;unpin_work = NULL;</span>
<span class="lineNum">   11618 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11619 </span>            : 
<span class="lineNum">   11620 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_put(crtc);</span>
<span class="lineNum">   11621 </span>            : free_work:
<span class="lineNum">   11622 </span><span class="lineNoCov">          0 :         kfree(work);</span>
<span class="lineNum">   11623 </span>            : 
<span class="lineNum">   11624 </span><span class="lineNoCov">          0 :         if (ret == -EIO) {</span>
<span class="lineNum">   11625 </span>            :                 struct drm_atomic_state *state;
<span class="lineNum">   11626 </span>            :                 struct drm_plane_state *plane_state;
<span class="lineNum">   11627 </span>            : 
<span class="lineNum">   11628 </span>            : out_hang:
<span class="lineNum">   11629 </span><span class="lineNoCov">          0 :                 state = drm_atomic_state_alloc(dev);</span>
<span class="lineNum">   11630 </span><span class="lineNoCov">          0 :                 if (!state)</span>
<span class="lineNum">   11631 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">   11632 </span><span class="lineNoCov">          0 :                 state-&gt;acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc);</span>
<span class="lineNum">   11633 </span>            : 
<span class="lineNum">   11634 </span>            : retry:
<span class="lineNum">   11635 </span><span class="lineNoCov">          0 :                 plane_state = drm_atomic_get_plane_state(state, primary);</span>
<span class="lineNum">   11636 </span><span class="lineNoCov">          0 :                 ret = PTR_ERR_OR_ZERO(plane_state);</span>
<span class="lineNum">   11637 </span><span class="lineNoCov">          0 :                 if (!ret) {</span>
<span class="lineNum">   11638 </span><span class="lineNoCov">          0 :                         drm_atomic_set_fb_for_plane(plane_state, fb);</span>
<span class="lineNum">   11639 </span>            : 
<span class="lineNum">   11640 </span><span class="lineNoCov">          0 :                         ret = drm_atomic_set_crtc_for_plane(plane_state, crtc);</span>
<span class="lineNum">   11641 </span><span class="lineNoCov">          0 :                         if (!ret)</span>
<span class="lineNum">   11642 </span><span class="lineNoCov">          0 :                                 ret = drm_atomic_commit(state);</span>
<span class="lineNum">   11643 </span>            :                 }
<span class="lineNum">   11644 </span>            : 
<span class="lineNum">   11645 </span><span class="lineNoCov">          0 :                 if (ret == -EDEADLK) {</span>
<span class="lineNum">   11646 </span><span class="lineNoCov">          0 :                         drm_modeset_backoff(state-&gt;acquire_ctx);</span>
<span class="lineNum">   11647 </span><span class="lineNoCov">          0 :                         drm_atomic_state_clear(state);</span>
<span class="lineNum">   11648 </span><span class="lineNoCov">          0 :                         goto retry;</span>
<span class="lineNum">   11649 </span>            :                 }
<span class="lineNum">   11650 </span>            : 
<span class="lineNum">   11651 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   11652 </span><span class="lineNoCov">          0 :                         drm_atomic_state_free(state);</span>
<span class="lineNum">   11653 </span>            : 
<span class="lineNum">   11654 </span><span class="lineNoCov">          0 :                 if (ret == 0 &amp;&amp; event) {</span>
<span class="lineNum">   11655 </span><span class="lineNoCov">          0 :                         spin_lock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11656 </span><span class="lineNoCov">          0 :                         drm_send_vblank_event(dev, pipe, event);</span>
<span class="lineNum">   11657 </span><span class="lineNoCov">          0 :                         spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   11658 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   11659 </span>            :         }
<span class="lineNum">   11660 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">   11661 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11662 </span>            : 
<span class="lineNum">   11663 </span>            : 
<span class="lineNum">   11664 </span>            : /**
<span class="lineNum">   11665 </span>            :  * intel_wm_need_update - Check whether watermarks need updating
<span class="lineNum">   11666 </span>            :  * @plane: drm plane
<span class="lineNum">   11667 </span>            :  * @state: new plane state
<span class="lineNum">   11668 </span>            :  *
<span class="lineNum">   11669 </span>            :  * Check current plane state versus the new one to determine whether
<span class="lineNum">   11670 </span>            :  * watermarks need to be recalculated.
<span class="lineNum">   11671 </span>            :  *
<a name="11672"><span class="lineNum">   11672 </span>            :  * Returns true or false.</a>
<span class="lineNum">   11673 </span>            :  */
<span class="lineNum">   11674 </span><span class="lineNoCov">          0 : static bool intel_wm_need_update(struct drm_plane *plane,</span>
<span class="lineNum">   11675 </span>            :                                  struct drm_plane_state *state)
<span class="lineNum">   11676 </span>            : {
<span class="lineNum">   11677 </span>            :         /* Update watermarks on tiling changes. */
<span class="lineNum">   11678 </span><span class="lineNoCov">          0 :         if (!plane-&gt;state-&gt;fb || !state-&gt;fb ||</span>
<span class="lineNum">   11679 </span><span class="lineNoCov">          0 :             plane-&gt;state-&gt;fb-&gt;modifier[0] != state-&gt;fb-&gt;modifier[0] ||</span>
<span class="lineNum">   11680 </span><span class="lineNoCov">          0 :             plane-&gt;state-&gt;rotation != state-&gt;rotation)</span>
<span class="lineNum">   11681 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   11682 </span>            : 
<span class="lineNum">   11683 </span><span class="lineNoCov">          0 :         if (plane-&gt;state-&gt;crtc_w != state-&gt;crtc_w)</span>
<span class="lineNum">   11684 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   11685 </span>            : 
<span class="lineNum">   11686 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="11687"><span class="lineNum">   11687 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11688 </span>            : 
<span class="lineNum">   11689 </span><span class="lineNoCov">          0 : int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state,</span>
<span class="lineNum">   11690 </span>            :                                     struct drm_plane_state *plane_state)
<span class="lineNum">   11691 </span>            : {
<span class="lineNum">   11692 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = crtc_state-&gt;crtc;</span>
<span class="lineNum">   11693 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11694 </span><span class="lineNoCov">          0 :         struct drm_plane *plane = plane_state-&gt;plane;</span>
<span class="lineNum">   11695 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   11696 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11697 </span>            :         struct intel_plane_state *old_plane_state =
<span class="lineNum">   11698 </span><span class="lineNoCov">          0 :                 to_intel_plane_state(plane-&gt;state);</span>
<span class="lineNum">   11699 </span>            : #ifdef DRMDEBUG
<span class="lineNum">   11700 </span>            :         int idx = intel_crtc-&gt;base.base.id, ret;
<span class="lineNum">   11701 </span>            : #else
<span class="lineNum">   11702 </span>            :         int ret;
<span class="lineNum">   11703 </span>            : #endif
<span class="lineNum">   11704 </span><span class="lineNoCov">          0 :         int i = drm_plane_index(plane);</span>
<span class="lineNum">   11705 </span><span class="lineNoCov">          0 :         bool mode_changed = needs_modeset(crtc_state);</span>
<span class="lineNum">   11706 </span><span class="lineNoCov">          0 :         bool was_crtc_enabled = crtc-&gt;state-&gt;active;</span>
<span class="lineNum">   11707 </span><span class="lineNoCov">          0 :         bool is_crtc_enabled = crtc_state-&gt;active;</span>
<span class="lineNum">   11708 </span>            : 
<span class="lineNum">   11709 </span>            :         bool turn_off, turn_on, visible, was_visible;
<span class="lineNum">   11710 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = plane_state-&gt;fb;</span>
<span class="lineNum">   11711 </span>            : 
<span class="lineNum">   11712 </span><span class="lineNoCov">          0 :         if (crtc_state &amp;&amp; INTEL_INFO(dev)-&gt;gen &gt;= 9 &amp;&amp;</span>
<span class="lineNum">   11713 </span><span class="lineNoCov">          0 :             plane-&gt;type != DRM_PLANE_TYPE_CURSOR) {</span>
<span class="lineNum">   11714 </span><span class="lineNoCov">          0 :                 ret = skl_update_scaler_plane(</span>
<span class="lineNum">   11715 </span><span class="lineNoCov">          0 :                         to_intel_crtc_state(crtc_state),</span>
<span class="lineNum">   11716 </span><span class="lineNoCov">          0 :                         to_intel_plane_state(plane_state));</span>
<span class="lineNum">   11717 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   11718 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">   11719 </span>            :         }
<span class="lineNum">   11720 </span>            : 
<span class="lineNum">   11721 </span>            :         /*
<span class="lineNum">   11722 </span>            :          * Disabling a plane is always okay; we just need to update
<span class="lineNum">   11723 </span>            :          * fb tracking in a special way since cleanup_fb() won't
<span class="lineNum">   11724 </span>            :          * get called by the plane helpers.
<span class="lineNum">   11725 </span>            :          */
<span class="lineNum">   11726 </span><span class="lineNoCov">          0 :         if (old_plane_state-&gt;base.fb &amp;&amp; !fb)</span>
<span class="lineNum">   11727 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.disabled_planes |= 1 &lt;&lt; i;</span>
<span class="lineNum">   11728 </span>            : 
<span class="lineNum">   11729 </span><span class="lineNoCov">          0 :         was_visible = old_plane_state-&gt;visible;</span>
<span class="lineNum">   11730 </span><span class="lineNoCov">          0 :         visible = to_intel_plane_state(plane_state)-&gt;visible;</span>
<span class="lineNum">   11731 </span>            : 
<span class="lineNum">   11732 </span><span class="lineNoCov">          0 :         if (!was_crtc_enabled &amp;&amp; WARN_ON(was_visible))</span>
<span class="lineNum">   11733 </span><span class="lineNoCov">          0 :                 was_visible = false;</span>
<span class="lineNum">   11734 </span>            : 
<span class="lineNum">   11735 </span><span class="lineNoCov">          0 :         if (!is_crtc_enabled &amp;&amp; WARN_ON(visible))</span>
<span class="lineNum">   11736 </span><span class="lineNoCov">          0 :                 visible = false;</span>
<span class="lineNum">   11737 </span>            : 
<span class="lineNum">   11738 </span><span class="lineNoCov">          0 :         if (!was_visible &amp;&amp; !visible)</span>
<span class="lineNum">   11739 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">   11740 </span>            : 
<span class="lineNum">   11741 </span><span class="lineNoCov">          0 :         turn_off = was_visible &amp;&amp; (!visible || mode_changed);</span>
<span class="lineNum">   11742 </span><span class="lineNoCov">          0 :         turn_on = visible &amp;&amp; (!was_visible || mode_changed);</span>
<span class="lineNum">   11743 </span>            : 
<span class="lineNum">   11744 </span>            :         DRM_DEBUG_ATOMIC(&quot;[CRTC:%i] has [PLANE:%i] with fb %i\n&quot;, idx,
<span class="lineNum">   11745 </span>            :                          plane-&gt;base.id, fb ? fb-&gt;base.id : -1);
<span class="lineNum">   11746 </span>            : 
<span class="lineNum">   11747 </span>            :         DRM_DEBUG_ATOMIC(&quot;[PLANE:%i] visible %i -&gt; %i, off %i, on %i, ms %i\n&quot;,
<span class="lineNum">   11748 </span>            :                          plane-&gt;base.id, was_visible, visible,
<span class="lineNum">   11749 </span>            :                          turn_off, turn_on, mode_changed);
<span class="lineNum">   11750 </span>            : 
<span class="lineNum">   11751 </span><span class="lineNoCov">          0 :         if (turn_on) {</span>
<span class="lineNum">   11752 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.update_wm_pre = true;</span>
<span class="lineNum">   11753 </span>            :                 /* must disable cxsr around plane enable/disable */
<span class="lineNum">   11754 </span><span class="lineNoCov">          0 :                 if (plane-&gt;type != DRM_PLANE_TYPE_CURSOR) {</span>
<span class="lineNum">   11755 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.disable_cxsr = true;</span>
<span class="lineNum">   11756 </span>            :                         /* to potentially re-enable cxsr */
<span class="lineNum">   11757 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.wait_vblank = true;</span>
<span class="lineNum">   11758 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.update_wm_post = true;</span>
<span class="lineNum">   11759 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   11760 </span><span class="lineNoCov">          0 :         } else if (turn_off) {</span>
<span class="lineNum">   11761 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.update_wm_post = true;</span>
<span class="lineNum">   11762 </span>            :                 /* must disable cxsr around plane enable/disable */
<span class="lineNum">   11763 </span><span class="lineNoCov">          0 :                 if (plane-&gt;type != DRM_PLANE_TYPE_CURSOR) {</span>
<span class="lineNum">   11764 </span><span class="lineNoCov">          0 :                         if (is_crtc_enabled)</span>
<span class="lineNum">   11765 </span><span class="lineNoCov">          0 :                                 intel_crtc-&gt;atomic.wait_vblank = true;</span>
<span class="lineNum">   11766 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.disable_cxsr = true;</span>
<span class="lineNum">   11767 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   11768 </span><span class="lineNoCov">          0 :         } else if (intel_wm_need_update(plane, plane_state)) {</span>
<span class="lineNum">   11769 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.update_wm_pre = true;</span>
<span class="lineNum">   11770 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11771 </span>            : 
<span class="lineNum">   11772 </span><span class="lineNoCov">          0 :         if (visible || was_visible)</span>
<span class="lineNum">   11773 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.fb_bits |=</span>
<span class="lineNum">   11774 </span><span class="lineNoCov">          0 :                         to_intel_plane(plane)-&gt;frontbuffer_bit;</span>
<span class="lineNum">   11775 </span>            : 
<span class="lineNum">   11776 </span><span class="lineNoCov">          0 :         switch (plane-&gt;type) {</span>
<span class="lineNum">   11777 </span>            :         case DRM_PLANE_TYPE_PRIMARY:
<span class="lineNum">   11778 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.wait_for_flips = true;</span>
<span class="lineNum">   11779 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.pre_disable_primary = turn_off;</span>
<span class="lineNum">   11780 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.post_enable_primary = turn_on;</span>
<span class="lineNum">   11781 </span>            : 
<span class="lineNum">   11782 </span><span class="lineNoCov">          0 :                 if (turn_off) {</span>
<span class="lineNum">   11783 </span>            :                         /*
<span class="lineNum">   11784 </span>            :                          * FIXME: Actually if we will still have any other
<span class="lineNum">   11785 </span>            :                          * plane enabled on the pipe we could let IPS enabled
<span class="lineNum">   11786 </span>            :                          * still, but for now lets consider that when we make
<span class="lineNum">   11787 </span>            :                          * primary invisible by setting DSPCNTR to 0 on
<span class="lineNum">   11788 </span>            :                          * update_primary_plane function IPS needs to be
<span class="lineNum">   11789 </span>            :                          * disable.
<span class="lineNum">   11790 </span>            :                          */
<span class="lineNum">   11791 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.disable_ips = true;</span>
<span class="lineNum">   11792 </span>            : 
<span class="lineNum">   11793 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.disable_fbc = true;</span>
<span class="lineNum">   11794 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   11795 </span>            : 
<span class="lineNum">   11796 </span>            :                 /*
<span class="lineNum">   11797 </span>            :                  * FBC does not work on some platforms for rotated
<span class="lineNum">   11798 </span>            :                  * planes, so disable it when rotation is not 0 and
<span class="lineNum">   11799 </span>            :                  * update it when rotation is set back to 0.
<span class="lineNum">   11800 </span>            :                  *
<span class="lineNum">   11801 </span>            :                  * FIXME: This is redundant with the fbc update done in
<span class="lineNum">   11802 </span>            :                  * the primary plane enable function except that that
<span class="lineNum">   11803 </span>            :                  * one is done too late. We eventually need to unify
<span class="lineNum">   11804 </span>            :                  * this.
<span class="lineNum">   11805 </span>            :                  */
<span class="lineNum">   11806 </span>            : 
<span class="lineNum">   11807 </span><span class="lineNoCov">          0 :                 if (visible &amp;&amp;</span>
<span class="lineNum">   11808 </span><span class="lineNoCov">          0 :                     INTEL_INFO(dev)-&gt;gen &lt;= 4 &amp;&amp; !IS_G4X(dev) &amp;&amp;</span>
<span class="lineNum">   11809 </span><span class="lineNoCov">          0 :                     dev_priv-&gt;fbc.crtc == intel_crtc &amp;&amp;</span>
<span class="lineNum">   11810 </span><span class="lineNoCov">          0 :                     plane_state-&gt;rotation != BIT(DRM_ROTATE_0))</span>
<span class="lineNum">   11811 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.disable_fbc = true;</span>
<span class="lineNum">   11812 </span>            : 
<span class="lineNum">   11813 </span>            :                 /*
<span class="lineNum">   11814 </span>            :                  * BDW signals flip done immediately if the plane
<span class="lineNum">   11815 </span>            :                  * is disabled, even if the plane enable is already
<span class="lineNum">   11816 </span>            :                  * armed to occur at the next vblank :(
<span class="lineNum">   11817 </span>            :                  */
<span class="lineNum">   11818 </span><span class="lineNoCov">          0 :                 if (turn_on &amp;&amp; IS_BROADWELL(dev))</span>
<span class="lineNum">   11819 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.wait_vblank = true;</span>
<span class="lineNum">   11820 </span>            : 
<span class="lineNum">   11821 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.update_fbc |= visible || mode_changed;</span>
<span class="lineNum">   11822 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   11823 </span>            :         case DRM_PLANE_TYPE_CURSOR:
<span class="lineNum">   11824 </span>            :                 break;
<span class="lineNum">   11825 </span>            :         case DRM_PLANE_TYPE_OVERLAY:
<span class="lineNum">   11826 </span><span class="lineNoCov">          0 :                 if (turn_off &amp;&amp; !mode_changed) {</span>
<span class="lineNum">   11827 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.wait_vblank = true;</span>
<span class="lineNum">   11828 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;atomic.update_sprite_watermarks |=</span>
<span class="lineNum">   11829 </span><span class="lineNoCov">          0 :                                 1 &lt;&lt; i;</span>
<span class="lineNum">   11830 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   11831 </span>            :         }
<span class="lineNum">   11832 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="11833"><span class="lineNum">   11833 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11834 </span>            : 
<span class="lineNum">   11835 </span><span class="lineNoCov">          0 : static bool encoders_cloneable(const struct intel_encoder *a,</span>
<span class="lineNum">   11836 </span>            :                                const struct intel_encoder *b)
<span class="lineNum">   11837 </span>            : {
<span class="lineNum">   11838 </span>            :         /* masks could be asymmetric, so check both ways */
<span class="lineNum">   11839 </span><span class="lineNoCov">          0 :         return a == b || (a-&gt;cloneable &amp; (1 &lt;&lt; b-&gt;type) &amp;&amp;</span>
<span class="lineNum">   11840 </span><span class="lineNoCov">          0 :                           b-&gt;cloneable &amp; (1 &lt;&lt; a-&gt;type));</span>
<a name="11841"><span class="lineNum">   11841 </span>            : }</a>
<span class="lineNum">   11842 </span>            : 
<span class="lineNum">   11843 </span><span class="lineNoCov">          0 : static bool check_single_encoder_cloning(struct drm_atomic_state *state,</span>
<span class="lineNum">   11844 </span>            :                                          struct intel_crtc *crtc,
<span class="lineNum">   11845 </span>            :                                          struct intel_encoder *encoder)
<span class="lineNum">   11846 </span>            : {
<span class="lineNum">   11847 </span>            :         struct intel_encoder *source_encoder;
<span class="lineNum">   11848 </span>            :         struct drm_connector *connector;
<span class="lineNum">   11849 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">   11850 </span>            :         int i;
<span class="lineNum">   11851 </span>            : 
<span class="lineNum">   11852 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">   11853 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != &amp;crtc-&gt;base)</span>
<span class="lineNum">   11854 </span>            :                         continue;
<span class="lineNum">   11855 </span>            : 
<span class="lineNum">   11856 </span>            :                 source_encoder =
<span class="lineNum">   11857 </span><span class="lineNoCov">          0 :                         to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">   11858 </span><span class="lineNoCov">          0 :                 if (!encoders_cloneable(encoder, source_encoder))</span>
<span class="lineNum">   11859 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">   11860 </span>            :         }
<span class="lineNum">   11861 </span>            : 
<span class="lineNum">   11862 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="11863"><span class="lineNum">   11863 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11864 </span>            : 
<span class="lineNum">   11865 </span><span class="lineNoCov">          0 : static bool check_encoder_cloning(struct drm_atomic_state *state,</span>
<span class="lineNum">   11866 </span>            :                                   struct intel_crtc *crtc)
<span class="lineNum">   11867 </span>            : {
<span class="lineNum">   11868 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   11869 </span>            :         struct drm_connector *connector;
<span class="lineNum">   11870 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">   11871 </span>            :         int i;
<span class="lineNum">   11872 </span>            : 
<span class="lineNum">   11873 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">   11874 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != &amp;crtc-&gt;base)</span>
<span class="lineNum">   11875 </span>            :                         continue;
<span class="lineNum">   11876 </span>            : 
<span class="lineNum">   11877 </span><span class="lineNoCov">          0 :                 encoder = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">   11878 </span><span class="lineNoCov">          0 :                 if (!check_single_encoder_cloning(state, crtc, encoder))</span>
<span class="lineNum">   11879 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">   11880 </span>            :         }
<span class="lineNum">   11881 </span>            : 
<span class="lineNum">   11882 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="11883"><span class="lineNum">   11883 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   11884 </span>            : 
<span class="lineNum">   11885 </span><span class="lineNoCov">          0 : static int intel_crtc_atomic_check(struct drm_crtc *crtc,</span>
<span class="lineNum">   11886 </span>            :                                    struct drm_crtc_state *crtc_state)
<span class="lineNum">   11887 </span>            : {
<span class="lineNum">   11888 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   11889 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   11890 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   11891 </span>            :         struct intel_crtc_state *pipe_config =
<span class="lineNum">   11892 </span><span class="lineNoCov">          0 :                 to_intel_crtc_state(crtc_state);</span>
<span class="lineNum">   11893 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = crtc_state-&gt;state;</span>
<span class="lineNum">   11894 </span>            :         int ret;
<span class="lineNum">   11895 </span><span class="lineNoCov">          0 :         bool mode_changed = needs_modeset(crtc_state);</span>
<span class="lineNum">   11896 </span>            : 
<span class="lineNum">   11897 </span><span class="lineNoCov">          0 :         if (mode_changed &amp;&amp; !check_encoder_cloning(state, intel_crtc)) {</span>
<span class="lineNum">   11898 </span>            :                 DRM_DEBUG_KMS(&quot;rejecting invalid cloning configuration\n&quot;);
<span class="lineNum">   11899 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   11900 </span>            :         }
<span class="lineNum">   11901 </span>            : 
<span class="lineNum">   11902 </span><span class="lineNoCov">          0 :         if (mode_changed &amp;&amp; !crtc_state-&gt;active)</span>
<span class="lineNum">   11903 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;atomic.update_wm_post = true;</span>
<span class="lineNum">   11904 </span>            : 
<span class="lineNum">   11905 </span><span class="lineNoCov">          0 :         if (mode_changed &amp;&amp; crtc_state-&gt;enable &amp;&amp;</span>
<span class="lineNum">   11906 </span><span class="lineNoCov">          0 :             dev_priv-&gt;display.crtc_compute_clock &amp;&amp;</span>
<span class="lineNum">   11907 </span><span class="lineNoCov">          0 :             !WARN_ON(pipe_config-&gt;shared_dpll != DPLL_ID_PRIVATE)) {</span>
<span class="lineNum">   11908 </span><span class="lineNoCov">          0 :                 ret = dev_priv-&gt;display.crtc_compute_clock(intel_crtc,</span>
<span class="lineNum">   11909 </span>            :                                                            pipe_config);
<span class="lineNum">   11910 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   11911 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">   11912 </span>            :         }
<span class="lineNum">   11913 </span>            : 
<span class="lineNum">   11914 </span>            :         ret = 0;
<span class="lineNum">   11915 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">   11916 </span><span class="lineNoCov">          0 :                 if (mode_changed)</span>
<span class="lineNum">   11917 </span><span class="lineNoCov">          0 :                         ret = skl_update_scaler_crtc(pipe_config);</span>
<span class="lineNum">   11918 </span>            : 
<span class="lineNum">   11919 </span><span class="lineNoCov">          0 :                 if (!ret)</span>
<span class="lineNum">   11920 </span><span class="lineNoCov">          0 :                         ret = intel_atomic_setup_scalers(dev, intel_crtc,</span>
<span class="lineNum">   11921 </span>            :                                                          pipe_config);
<span class="lineNum">   11922 </span>            :         }
<span class="lineNum">   11923 </span>            : 
<span class="lineNum">   11924 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">   11925 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11926 </span>            : 
<span class="lineNum">   11927 </span>            : static const struct drm_crtc_helper_funcs intel_helper_funcs = {
<span class="lineNum">   11928 </span>            :         .mode_set_base_atomic = intel_pipe_set_base_atomic,
<span class="lineNum">   11929 </span>            :         .load_lut = intel_crtc_load_lut,
<span class="lineNum">   11930 </span>            :         .atomic_begin = intel_begin_crtc_commit,
<span class="lineNum">   11931 </span>            :         .atomic_flush = intel_finish_crtc_commit,
<span class="lineNum">   11932 </span>            :         .atomic_check = intel_crtc_atomic_check,
<a name="11933"><span class="lineNum">   11933 </span>            : };</a>
<span class="lineNum">   11934 </span>            : 
<span class="lineNum">   11935 </span><span class="lineNoCov">          0 : static void intel_modeset_update_connector_atomic_state(struct drm_device *dev)</span>
<span class="lineNum">   11936 </span>            : {
<span class="lineNum">   11937 </span>            :         struct intel_connector *connector;
<span class="lineNum">   11938 </span>            : 
<span class="lineNum">   11939 </span><span class="lineNoCov">          0 :         for_each_intel_connector(dev, connector) {</span>
<span class="lineNum">   11940 </span><span class="lineNoCov">          0 :                 if (connector-&gt;base.encoder) {</span>
<span class="lineNum">   11941 </span><span class="lineNoCov">          0 :                         connector-&gt;base.state-&gt;best_encoder =</span>
<span class="lineNum">   11942 </span>            :                                 connector-&gt;base.encoder;
<span class="lineNum">   11943 </span><span class="lineNoCov">          0 :                         connector-&gt;base.state-&gt;crtc =</span>
<span class="lineNum">   11944 </span><span class="lineNoCov">          0 :                                 connector-&gt;base.encoder-&gt;crtc;</span>
<span class="lineNum">   11945 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">   11946 </span><span class="lineNoCov">          0 :                         connector-&gt;base.state-&gt;best_encoder = NULL;</span>
<span class="lineNum">   11947 </span><span class="lineNoCov">          0 :                         connector-&gt;base.state-&gt;crtc = NULL;</span>
<span class="lineNum">   11948 </span>            :                 }
<span class="lineNum">   11949 </span>            :         }
<span class="lineNum">   11950 </span><span class="lineNoCov">          0 : }</span>
<a name="11951"><span class="lineNum">   11951 </span>            : </a>
<span class="lineNum">   11952 </span>            : static void
<span class="lineNum">   11953 </span><span class="lineNoCov">          0 : connected_sink_compute_bpp(struct intel_connector *connector,</span>
<span class="lineNum">   11954 </span>            :                            struct intel_crtc_state *pipe_config)
<span class="lineNum">   11955 </span>            : {
<span class="lineNum">   11956 </span><span class="lineNoCov">          0 :         int bpp = pipe_config-&gt;pipe_bpp;</span>
<span class="lineNum">   11957 </span>            : 
<span class="lineNum">   11958 </span>            :         DRM_DEBUG_KMS(&quot;[CONNECTOR:%d:%s] checking for sink bpp constrains\n&quot;,
<span class="lineNum">   11959 </span>            :                 connector-&gt;base.base.id,
<span class="lineNum">   11960 </span>            :                 connector-&gt;base.name);
<span class="lineNum">   11961 </span>            : 
<span class="lineNum">   11962 </span>            :         /* Don't use an invalid EDID bpc value */
<span class="lineNum">   11963 </span><span class="lineNoCov">          0 :         if (connector-&gt;base.display_info.bpc &amp;&amp;</span>
<span class="lineNum">   11964 </span><span class="lineNoCov">          0 :             connector-&gt;base.display_info.bpc * 3 &lt; bpp) {</span>
<span class="lineNum">   11965 </span>            :                 DRM_DEBUG_KMS(&quot;clamping display bpp (was %d) to EDID reported max of %d\n&quot;,
<span class="lineNum">   11966 </span>            :                               bpp, connector-&gt;base.display_info.bpc*3);
<span class="lineNum">   11967 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = connector-&gt;base.display_info.bpc*3;</span>
<span class="lineNum">   11968 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11969 </span>            : 
<span class="lineNum">   11970 </span>            :         /* Clamp bpp to 8 on screens without EDID 1.4 */
<span class="lineNum">   11971 </span><span class="lineNoCov">          0 :         if (connector-&gt;base.display_info.bpc == 0 &amp;&amp; bpp &gt; 24) {</span>
<span class="lineNum">   11972 </span>            :                 DRM_DEBUG_KMS(&quot;clamping display bpp (was %d) to default limit of 24\n&quot;,
<span class="lineNum">   11973 </span>            :                               bpp);
<span class="lineNum">   11974 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 24;</span>
<span class="lineNum">   11975 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11976 </span><span class="lineNoCov">          0 : }</span>
<a name="11977"><span class="lineNum">   11977 </span>            : </a>
<span class="lineNum">   11978 </span>            : static int
<span class="lineNum">   11979 </span><span class="lineNoCov">          0 : compute_baseline_pipe_bpp(struct intel_crtc *crtc,</span>
<span class="lineNum">   11980 </span>            :                           struct intel_crtc_state *pipe_config)
<span class="lineNum">   11981 </span>            : {
<span class="lineNum">   11982 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   11983 </span>            :         struct drm_atomic_state *state;
<span class="lineNum">   11984 </span>            :         struct drm_connector *connector;
<span class="lineNum">   11985 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">   11986 </span>            :         int bpp, i;
<span class="lineNum">   11987 </span>            : 
<span class="lineNum">   11988 </span><span class="lineNoCov">          0 :         if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)))</span>
<span class="lineNum">   11989 </span><span class="lineNoCov">          0 :                 bpp = 10*3;</span>
<span class="lineNum">   11990 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 5)</span>
<span class="lineNum">   11991 </span><span class="lineNoCov">          0 :                 bpp = 12*3;</span>
<span class="lineNum">   11992 </span>            :         else
<span class="lineNum">   11993 </span>            :                 bpp = 8*3;
<span class="lineNum">   11994 </span>            : 
<span class="lineNum">   11995 </span>            : 
<span class="lineNum">   11996 </span><span class="lineNoCov">          0 :         pipe_config-&gt;pipe_bpp = bpp;</span>
<span class="lineNum">   11997 </span>            : 
<span class="lineNum">   11998 </span><span class="lineNoCov">          0 :         state = pipe_config-&gt;base.state;</span>
<span class="lineNum">   11999 </span>            : 
<span class="lineNum">   12000 </span>            :         /* Clamp display bpp to EDID value */
<span class="lineNum">   12001 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">   12002 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != &amp;crtc-&gt;base)</span>
<span class="lineNum">   12003 </span>            :                         continue;
<span class="lineNum">   12004 </span>            : 
<span class="lineNum">   12005 </span><span class="lineNoCov">          0 :                 connected_sink_compute_bpp(to_intel_connector(connector),</span>
<span class="lineNum">   12006 </span>            :                                            pipe_config);
<span class="lineNum">   12007 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   12008 </span>            : 
<span class="lineNum">   12009 </span><span class="lineNoCov">          0 :         return bpp;</span>
<a name="12010"><span class="lineNum">   12010 </span>            : }</a>
<span class="lineNum">   12011 </span>            : 
<span class="lineNum">   12012 </span><span class="lineNoCov">          0 : static void intel_dump_crtc_timings(const struct drm_display_mode *mode)</span>
<span class="lineNum">   12013 </span>            : {
<span class="lineNum">   12014 </span>            :         DRM_DEBUG_KMS(&quot;crtc timings: %d %d %d %d %d %d %d %d %d, &quot;
<span class="lineNum">   12015 </span>            :                         &quot;type: 0x%x flags: 0x%x\n&quot;,
<span class="lineNum">   12016 </span>            :                 mode-&gt;crtc_clock,
<span class="lineNum">   12017 </span>            :                 mode-&gt;crtc_hdisplay, mode-&gt;crtc_hsync_start,
<span class="lineNum">   12018 </span>            :                 mode-&gt;crtc_hsync_end, mode-&gt;crtc_htotal,
<span class="lineNum">   12019 </span>            :                 mode-&gt;crtc_vdisplay, mode-&gt;crtc_vsync_start,
<span class="lineNum">   12020 </span>            :                 mode-&gt;crtc_vsync_end, mode-&gt;crtc_vtotal, mode-&gt;type, mode-&gt;flags);
<a name="12021"><span class="lineNum">   12021 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   12022 </span>            : 
<span class="lineNum">   12023 </span><span class="lineNoCov">          0 : static void intel_dump_pipe_config(struct intel_crtc *crtc,</span>
<span class="lineNum">   12024 </span>            :                                    struct intel_crtc_state *pipe_config,
<span class="lineNum">   12025 </span>            :                                    const char *context)
<span class="lineNum">   12026 </span>            : {
<span class="lineNum">   12027 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   12028 </span>            :         struct drm_plane *plane;
<span class="lineNum">   12029 </span>            :         struct intel_plane *intel_plane;
<span class="lineNum">   12030 </span>            :         struct intel_plane_state *state;
<span class="lineNum">   12031 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">   12032 </span>            : 
<span class="lineNum">   12033 </span>            :         DRM_DEBUG_KMS(&quot;[CRTC:%d]%s config %p for pipe %c\n&quot;, crtc-&gt;base.base.id,
<span class="lineNum">   12034 </span>            :                       context, pipe_config, pipe_name(crtc-&gt;pipe));
<span class="lineNum">   12035 </span>            : 
<span class="lineNum">   12036 </span>            :         DRM_DEBUG_KMS(&quot;cpu_transcoder: %c\n&quot;, transcoder_name(pipe_config-&gt;cpu_transcoder));
<span class="lineNum">   12037 </span>            :         DRM_DEBUG_KMS(&quot;pipe bpp: %i, dithering: %i\n&quot;,
<span class="lineNum">   12038 </span>            :                       pipe_config-&gt;pipe_bpp, pipe_config-&gt;dither);
<span class="lineNum">   12039 </span>            :         DRM_DEBUG_KMS(&quot;fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n&quot;,
<span class="lineNum">   12040 </span>            :                       pipe_config-&gt;has_pch_encoder,
<span class="lineNum">   12041 </span>            :                       pipe_config-&gt;fdi_lanes,
<span class="lineNum">   12042 </span>            :                       pipe_config-&gt;fdi_m_n.gmch_m, pipe_config-&gt;fdi_m_n.gmch_n,
<span class="lineNum">   12043 </span>            :                       pipe_config-&gt;fdi_m_n.link_m, pipe_config-&gt;fdi_m_n.link_n,
<span class="lineNum">   12044 </span>            :                       pipe_config-&gt;fdi_m_n.tu);
<span class="lineNum">   12045 </span>            :         DRM_DEBUG_KMS(&quot;dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n&quot;,
<span class="lineNum">   12046 </span>            :                       pipe_config-&gt;has_dp_encoder,
<span class="lineNum">   12047 </span>            :                       pipe_config-&gt;lane_count,
<span class="lineNum">   12048 </span>            :                       pipe_config-&gt;dp_m_n.gmch_m, pipe_config-&gt;dp_m_n.gmch_n,
<span class="lineNum">   12049 </span>            :                       pipe_config-&gt;dp_m_n.link_m, pipe_config-&gt;dp_m_n.link_n,
<span class="lineNum">   12050 </span>            :                       pipe_config-&gt;dp_m_n.tu);
<span class="lineNum">   12051 </span>            : 
<span class="lineNum">   12052 </span>            :         DRM_DEBUG_KMS(&quot;dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n&quot;,
<span class="lineNum">   12053 </span>            :                       pipe_config-&gt;has_dp_encoder,
<span class="lineNum">   12054 </span>            :                       pipe_config-&gt;lane_count,
<span class="lineNum">   12055 </span>            :                       pipe_config-&gt;dp_m2_n2.gmch_m,
<span class="lineNum">   12056 </span>            :                       pipe_config-&gt;dp_m2_n2.gmch_n,
<span class="lineNum">   12057 </span>            :                       pipe_config-&gt;dp_m2_n2.link_m,
<span class="lineNum">   12058 </span>            :                       pipe_config-&gt;dp_m2_n2.link_n,
<span class="lineNum">   12059 </span>            :                       pipe_config-&gt;dp_m2_n2.tu);
<span class="lineNum">   12060 </span>            : 
<span class="lineNum">   12061 </span>            :         DRM_DEBUG_KMS(&quot;audio: %i, infoframes: %i\n&quot;,
<span class="lineNum">   12062 </span>            :                       pipe_config-&gt;has_audio,
<span class="lineNum">   12063 </span>            :                       pipe_config-&gt;has_infoframe);
<span class="lineNum">   12064 </span>            : 
<span class="lineNum">   12065 </span>            :         DRM_DEBUG_KMS(&quot;requested mode:\n&quot;);
<span class="lineNum">   12066 </span><span class="lineNoCov">          0 :         drm_mode_debug_printmodeline(&amp;pipe_config-&gt;base.mode);</span>
<span class="lineNum">   12067 </span>            :         DRM_DEBUG_KMS(&quot;adjusted mode:\n&quot;);
<span class="lineNum">   12068 </span><span class="lineNoCov">          0 :         drm_mode_debug_printmodeline(&amp;pipe_config-&gt;base.adjusted_mode);</span>
<span class="lineNum">   12069 </span><span class="lineNoCov">          0 :         intel_dump_crtc_timings(&amp;pipe_config-&gt;base.adjusted_mode);</span>
<span class="lineNum">   12070 </span>            :         DRM_DEBUG_KMS(&quot;port clock: %d\n&quot;, pipe_config-&gt;port_clock);
<span class="lineNum">   12071 </span>            :         DRM_DEBUG_KMS(&quot;pipe src size: %dx%d\n&quot;,
<span class="lineNum">   12072 </span>            :                       pipe_config-&gt;pipe_src_w, pipe_config-&gt;pipe_src_h);
<span class="lineNum">   12073 </span>            :         DRM_DEBUG_KMS(&quot;num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n&quot;,
<span class="lineNum">   12074 </span>            :                       crtc-&gt;num_scalers,
<span class="lineNum">   12075 </span>            :                       pipe_config-&gt;scaler_state.scaler_users,
<span class="lineNum">   12076 </span>            :                       pipe_config-&gt;scaler_state.scaler_id);
<span class="lineNum">   12077 </span>            :         DRM_DEBUG_KMS(&quot;gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n&quot;,
<span class="lineNum">   12078 </span>            :                       pipe_config-&gt;gmch_pfit.control,
<span class="lineNum">   12079 </span>            :                       pipe_config-&gt;gmch_pfit.pgm_ratios,
<span class="lineNum">   12080 </span>            :                       pipe_config-&gt;gmch_pfit.lvds_border_bits);
<span class="lineNum">   12081 </span>            :         DRM_DEBUG_KMS(&quot;pch pfit: pos: 0x%08x, size: 0x%08x, %s\n&quot;,
<span class="lineNum">   12082 </span>            :                       pipe_config-&gt;pch_pfit.pos,
<span class="lineNum">   12083 </span>            :                       pipe_config-&gt;pch_pfit.size,
<span class="lineNum">   12084 </span>            :                       pipe_config-&gt;pch_pfit.enabled ? &quot;enabled&quot; : &quot;disabled&quot;);
<span class="lineNum">   12085 </span>            :         DRM_DEBUG_KMS(&quot;ips: %i\n&quot;, pipe_config-&gt;ips_enabled);
<span class="lineNum">   12086 </span>            :         DRM_DEBUG_KMS(&quot;double wide: %i\n&quot;, pipe_config-&gt;double_wide);
<span class="lineNum">   12087 </span>            : 
<span class="lineNum">   12088 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev)) {</span>
<span class="lineNum">   12089 </span>            :                 DRM_DEBUG_KMS(&quot;ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x,&quot;
<span class="lineNum">   12090 </span>            :                               &quot;pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, &quot;
<span class="lineNum">   12091 </span>            :                               &quot;pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n&quot;,
<span class="lineNum">   12092 </span>            :                               pipe_config-&gt;ddi_pll_sel,
<span class="lineNum">   12093 </span>            :                               pipe_config-&gt;dpll_hw_state.ebb0,
<span class="lineNum">   12094 </span>            :                               pipe_config-&gt;dpll_hw_state.ebb4,
<span class="lineNum">   12095 </span>            :                               pipe_config-&gt;dpll_hw_state.pll0,
<span class="lineNum">   12096 </span>            :                               pipe_config-&gt;dpll_hw_state.pll1,
<span class="lineNum">   12097 </span>            :                               pipe_config-&gt;dpll_hw_state.pll2,
<span class="lineNum">   12098 </span>            :                               pipe_config-&gt;dpll_hw_state.pll3,
<span class="lineNum">   12099 </span>            :                               pipe_config-&gt;dpll_hw_state.pll6,
<span class="lineNum">   12100 </span>            :                               pipe_config-&gt;dpll_hw_state.pll8,
<span class="lineNum">   12101 </span>            :                               pipe_config-&gt;dpll_hw_state.pll9,
<span class="lineNum">   12102 </span>            :                               pipe_config-&gt;dpll_hw_state.pll10,
<span class="lineNum">   12103 </span>            :                               pipe_config-&gt;dpll_hw_state.pcsdw12);
<span class="lineNum">   12104 </span><span class="lineNoCov">          0 :         } else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">   12105 </span>            :                 DRM_DEBUG_KMS(&quot;ddi_pll_sel: %u; dpll_hw_state: &quot;
<span class="lineNum">   12106 </span>            :                               &quot;ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n&quot;,
<span class="lineNum">   12107 </span>            :                               pipe_config-&gt;ddi_pll_sel,
<span class="lineNum">   12108 </span>            :                               pipe_config-&gt;dpll_hw_state.ctrl1,
<span class="lineNum">   12109 </span>            :                               pipe_config-&gt;dpll_hw_state.cfgcr1,
<span class="lineNum">   12110 </span>            :                               pipe_config-&gt;dpll_hw_state.cfgcr2);
<span class="lineNum">   12111 </span><span class="lineNoCov">          0 :         } else if (HAS_DDI(dev)) {</span>
<span class="lineNum">   12112 </span>            :                 DRM_DEBUG_KMS(&quot;ddi_pll_sel: %u; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n&quot;,
<span class="lineNum">   12113 </span>            :                               pipe_config-&gt;ddi_pll_sel,
<span class="lineNum">   12114 </span>            :                               pipe_config-&gt;dpll_hw_state.wrpll,
<span class="lineNum">   12115 </span>            :                               pipe_config-&gt;dpll_hw_state.spll);
<span class="lineNum">   12116 </span>            :         } else {
<span class="lineNum">   12117 </span>            :                 DRM_DEBUG_KMS(&quot;dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, &quot;
<span class="lineNum">   12118 </span>            :                               &quot;fp0: 0x%x, fp1: 0x%x\n&quot;,
<span class="lineNum">   12119 </span>            :                               pipe_config-&gt;dpll_hw_state.dpll,
<span class="lineNum">   12120 </span>            :                               pipe_config-&gt;dpll_hw_state.dpll_md,
<span class="lineNum">   12121 </span>            :                               pipe_config-&gt;dpll_hw_state.fp0,
<span class="lineNum">   12122 </span>            :                               pipe_config-&gt;dpll_hw_state.fp1);
<span class="lineNum">   12123 </span>            :         }
<span class="lineNum">   12124 </span>            : 
<span class="lineNum">   12125 </span>            :         DRM_DEBUG_KMS(&quot;planes on this crtc\n&quot;);
<span class="lineNum">   12126 </span><span class="lineNoCov">          0 :         list_for_each_entry(plane, &amp;dev-&gt;mode_config.plane_list, head) {</span>
<span class="lineNum">   12127 </span><span class="lineNoCov">          0 :                 intel_plane = to_intel_plane(plane);</span>
<span class="lineNum">   12128 </span><span class="lineNoCov">          0 :                 if (intel_plane-&gt;pipe != crtc-&gt;pipe)</span>
<span class="lineNum">   12129 </span>            :                         continue;
<span class="lineNum">   12130 </span>            : 
<span class="lineNum">   12131 </span><span class="lineNoCov">          0 :                 state = to_intel_plane_state(plane-&gt;state);</span>
<span class="lineNum">   12132 </span><span class="lineNoCov">          0 :                 fb = state-&gt;base.fb;</span>
<span class="lineNum">   12133 </span><span class="lineNoCov">          0 :                 if (!fb) {</span>
<span class="lineNum">   12134 </span>            :                         DRM_DEBUG_KMS(&quot;%s PLANE:%d plane: %u.%u idx: %d &quot;
<span class="lineNum">   12135 </span>            :                                 &quot;disabled, scaler_id = %d\n&quot;,
<span class="lineNum">   12136 </span>            :                                 plane-&gt;type == DRM_PLANE_TYPE_CURSOR ? &quot;CURSOR&quot; : &quot;STANDARD&quot;,
<span class="lineNum">   12137 </span>            :                                 plane-&gt;base.id, intel_plane-&gt;pipe,
<span class="lineNum">   12138 </span>            :                                 (crtc-&gt;base.primary == plane) ? 0 : intel_plane-&gt;plane + 1,
<span class="lineNum">   12139 </span>            :                                 drm_plane_index(plane), state-&gt;scaler_id);
<span class="lineNum">   12140 </span>            :                         continue;
<span class="lineNum">   12141 </span>            :                 }
<span class="lineNum">   12142 </span>            : 
<span class="lineNum">   12143 </span>            :                 DRM_DEBUG_KMS(&quot;%s PLANE:%d plane: %u.%u idx: %d enabled&quot;,
<span class="lineNum">   12144 </span>            :                         plane-&gt;type == DRM_PLANE_TYPE_CURSOR ? &quot;CURSOR&quot; : &quot;STANDARD&quot;,
<span class="lineNum">   12145 </span>            :                         plane-&gt;base.id, intel_plane-&gt;pipe,
<span class="lineNum">   12146 </span>            :                         crtc-&gt;base.primary == plane ? 0 : intel_plane-&gt;plane + 1,
<span class="lineNum">   12147 </span>            :                         drm_plane_index(plane));
<span class="lineNum">   12148 </span>            :                 DRM_DEBUG_KMS(&quot;\tFB:%d, fb = %ux%u format = 0x%x&quot;,
<span class="lineNum">   12149 </span>            :                         fb-&gt;base.id, fb-&gt;width, fb-&gt;height, fb-&gt;pixel_format);
<span class="lineNum">   12150 </span>            :                 DRM_DEBUG_KMS(&quot;\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n&quot;,
<span class="lineNum">   12151 </span>            :                         state-&gt;scaler_id,
<span class="lineNum">   12152 </span>            :                         state-&gt;src.x1 &gt;&gt; 16, state-&gt;src.y1 &gt;&gt; 16,
<span class="lineNum">   12153 </span>            :                         drm_rect_width(&amp;state-&gt;src) &gt;&gt; 16,
<span class="lineNum">   12154 </span>            :                         drm_rect_height(&amp;state-&gt;src) &gt;&gt; 16,
<span class="lineNum">   12155 </span>            :                         state-&gt;dst.x1, state-&gt;dst.y1,
<span class="lineNum">   12156 </span>            :                         drm_rect_width(&amp;state-&gt;dst), drm_rect_height(&amp;state-&gt;dst));
<span class="lineNum">   12157 </span>            :         }
<a name="12158"><span class="lineNum">   12158 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   12159 </span>            : 
<span class="lineNum">   12160 </span><span class="lineNoCov">          0 : static bool check_digital_port_conflicts(struct drm_atomic_state *state)</span>
<span class="lineNum">   12161 </span>            : {
<span class="lineNum">   12162 </span><span class="lineNoCov">          0 :         struct drm_device *dev = state-&gt;dev;</span>
<span class="lineNum">   12163 </span>            :         struct drm_connector *connector;
<span class="lineNum">   12164 </span>            :         unsigned int used_ports = 0;
<span class="lineNum">   12165 </span>            : 
<span class="lineNum">   12166 </span>            :         /*
<span class="lineNum">   12167 </span>            :          * Walk the connector list instead of the encoder
<span class="lineNum">   12168 </span>            :          * list to detect the problem on ddi platforms
<span class="lineNum">   12169 </span>            :          * where there's just one encoder per digital port.
<span class="lineNum">   12170 </span>            :          */
<span class="lineNum">   12171 </span><span class="lineNoCov">          0 :         drm_for_each_connector(connector, dev) {</span>
<span class="lineNum">   12172 </span>            :                 struct drm_connector_state *connector_state;
<span class="lineNum">   12173 </span>            :                 struct intel_encoder *encoder;
<span class="lineNum">   12174 </span>            : 
<span class="lineNum">   12175 </span><span class="lineNoCov">          0 :                 connector_state = drm_atomic_get_existing_connector_state(state, connector);</span>
<span class="lineNum">   12176 </span><span class="lineNoCov">          0 :                 if (!connector_state)</span>
<span class="lineNum">   12177 </span><span class="lineNoCov">          0 :                         connector_state = connector-&gt;state;</span>
<span class="lineNum">   12178 </span>            : 
<span class="lineNum">   12179 </span><span class="lineNoCov">          0 :                 if (!connector_state-&gt;best_encoder)</span>
<span class="lineNum">   12180 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   12181 </span>            : 
<span class="lineNum">   12182 </span><span class="lineNoCov">          0 :                 encoder = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">   12183 </span>            : 
<span class="lineNum">   12184 </span><span class="lineNoCov">          0 :                 WARN_ON(!connector_state-&gt;crtc);</span>
<span class="lineNum">   12185 </span>            : 
<span class="lineNum">   12186 </span><span class="lineNoCov">          0 :                 switch (encoder-&gt;type) {</span>
<span class="lineNum">   12187 </span>            :                         unsigned int port_mask;
<span class="lineNum">   12188 </span>            :                 case INTEL_OUTPUT_UNKNOWN:
<span class="lineNum">   12189 </span><span class="lineNoCov">          0 :                         if (WARN_ON(!HAS_DDI(dev)))</span>
<span class="lineNum">   12190 </span>            :                                 break;
<span class="lineNum">   12191 </span>            :                 case INTEL_OUTPUT_DISPLAYPORT:
<span class="lineNum">   12192 </span>            :                 case INTEL_OUTPUT_HDMI:
<span class="lineNum">   12193 </span>            :                 case INTEL_OUTPUT_EDP:
<span class="lineNum">   12194 </span><span class="lineNoCov">          0 :                         port_mask = 1 &lt;&lt; enc_to_dig_port(&amp;encoder-&gt;base)-&gt;port;</span>
<span class="lineNum">   12195 </span>            : 
<span class="lineNum">   12196 </span>            :                         /* the same port mustn't appear more than once */
<span class="lineNum">   12197 </span><span class="lineNoCov">          0 :                         if (used_ports &amp; port_mask)</span>
<span class="lineNum">   12198 </span><span class="lineNoCov">          0 :                                 return false;</span>
<span class="lineNum">   12199 </span>            : 
<span class="lineNum">   12200 </span><span class="lineNoCov">          0 :                         used_ports |= port_mask;</span>
<span class="lineNum">   12201 </span>            :                 default:
<span class="lineNum">   12202 </span>            :                         break;
<span class="lineNum">   12203 </span>            :                 }
<span class="lineNum">   12204 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   12205 </span>            : 
<span class="lineNum">   12206 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">   12207 </span><span class="lineNoCov">          0 : }</span>
<a name="12208"><span class="lineNum">   12208 </span>            : </a>
<span class="lineNum">   12209 </span>            : static void
<span class="lineNum">   12210 </span><span class="lineNoCov">          0 : clear_intel_crtc_state(struct intel_crtc_state *crtc_state)</span>
<span class="lineNum">   12211 </span>            : {
<span class="lineNum">   12212 </span><span class="lineNoCov">          0 :         struct drm_crtc_state tmp_state;</span>
<span class="lineNum">   12213 </span><span class="lineNoCov">          0 :         struct intel_crtc_scaler_state scaler_state;</span>
<span class="lineNum">   12214 </span><span class="lineNoCov">          0 :         struct intel_dpll_hw_state dpll_hw_state;</span>
<span class="lineNum">   12215 </span>            :         enum intel_dpll_id shared_dpll;
<span class="lineNum">   12216 </span>            :         uint32_t ddi_pll_sel;
<span class="lineNum">   12217 </span>            :         bool force_thru;
<span class="lineNum">   12218 </span>            : 
<span class="lineNum">   12219 </span>            :         /* FIXME: before the switch to atomic started, a new pipe_config was
<span class="lineNum">   12220 </span>            :          * kzalloc'd. Code that depends on any field being zero should be
<span class="lineNum">   12221 </span>            :          * fixed, so that the crtc_state can be safely duplicated. For now,
<span class="lineNum">   12222 </span>            :          * only fields that are know to not cause problems are preserved. */
<span class="lineNum">   12223 </span>            : 
<span class="lineNum">   12224 </span><span class="lineNoCov">          0 :         tmp_state = crtc_state-&gt;base;</span>
<span class="lineNum">   12225 </span><span class="lineNoCov">          0 :         scaler_state = crtc_state-&gt;scaler_state;</span>
<span class="lineNum">   12226 </span><span class="lineNoCov">          0 :         shared_dpll = crtc_state-&gt;shared_dpll;</span>
<span class="lineNum">   12227 </span><span class="lineNoCov">          0 :         dpll_hw_state = crtc_state-&gt;dpll_hw_state;</span>
<span class="lineNum">   12228 </span><span class="lineNoCov">          0 :         ddi_pll_sel = crtc_state-&gt;ddi_pll_sel;</span>
<span class="lineNum">   12229 </span><span class="lineNoCov">          0 :         force_thru = crtc_state-&gt;pch_pfit.force_thru;</span>
<span class="lineNum">   12230 </span>            : 
<span class="lineNum">   12231 </span><span class="lineNoCov">          0 :         memset(crtc_state, 0, sizeof *crtc_state);</span>
<span class="lineNum">   12232 </span>            : 
<span class="lineNum">   12233 </span><span class="lineNoCov">          0 :         crtc_state-&gt;base = tmp_state;</span>
<span class="lineNum">   12234 </span><span class="lineNoCov">          0 :         crtc_state-&gt;scaler_state = scaler_state;</span>
<span class="lineNum">   12235 </span><span class="lineNoCov">          0 :         crtc_state-&gt;shared_dpll = shared_dpll;</span>
<span class="lineNum">   12236 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state = dpll_hw_state;</span>
<span class="lineNum">   12237 </span><span class="lineNoCov">          0 :         crtc_state-&gt;ddi_pll_sel = ddi_pll_sel;</span>
<span class="lineNum">   12238 </span><span class="lineNoCov">          0 :         crtc_state-&gt;pch_pfit.force_thru = force_thru;</span>
<span class="lineNum">   12239 </span><span class="lineNoCov">          0 : }</span>
<a name="12240"><span class="lineNum">   12240 </span>            : </a>
<span class="lineNum">   12241 </span>            : static int
<span class="lineNum">   12242 </span><span class="lineNoCov">          0 : intel_modeset_pipe_config(struct drm_crtc *crtc,</span>
<span class="lineNum">   12243 </span>            :                           struct intel_crtc_state *pipe_config)
<span class="lineNum">   12244 </span>            : {
<span class="lineNum">   12245 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = pipe_config-&gt;base.state;</span>
<span class="lineNum">   12246 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   12247 </span>            :         struct drm_connector *connector;
<span class="lineNum">   12248 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">   12249 </span>            :         int base_bpp, ret = -EINVAL;
<span class="lineNum">   12250 </span>            :         int i;
<span class="lineNum">   12251 </span>            :         bool retry = true;
<span class="lineNum">   12252 </span>            : 
<span class="lineNum">   12253 </span><span class="lineNoCov">          0 :         clear_intel_crtc_state(pipe_config);</span>
<span class="lineNum">   12254 </span>            : 
<span class="lineNum">   12255 </span><span class="lineNoCov">          0 :         pipe_config-&gt;cpu_transcoder =</span>
<span class="lineNum">   12256 </span><span class="lineNoCov">          0 :                 (enum transcoder) to_intel_crtc(crtc)-&gt;pipe;</span>
<span class="lineNum">   12257 </span>            : 
<span class="lineNum">   12258 </span>            :         /*
<span class="lineNum">   12259 </span>            :          * Sanitize sync polarity flags based on requested ones. If neither
<span class="lineNum">   12260 </span>            :          * positive or negative polarity is requested, treat this as meaning
<span class="lineNum">   12261 </span>            :          * negative polarity.
<span class="lineNum">   12262 </span>            :          */
<span class="lineNum">   12263 </span><span class="lineNoCov">          0 :         if (!(pipe_config-&gt;base.adjusted_mode.flags &amp;</span>
<span class="lineNum">   12264 </span>            :               (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC)))
<span class="lineNum">   12265 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC;</span>
<span class="lineNum">   12266 </span>            : 
<span class="lineNum">   12267 </span><span class="lineNoCov">          0 :         if (!(pipe_config-&gt;base.adjusted_mode.flags &amp;</span>
<span class="lineNum">   12268 </span>            :               (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC)))
<span class="lineNum">   12269 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC;</span>
<span class="lineNum">   12270 </span>            : 
<span class="lineNum">   12271 </span><span class="lineNoCov">          0 :         base_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc),</span>
<span class="lineNum">   12272 </span>            :                                              pipe_config);
<span class="lineNum">   12273 </span><span class="lineNoCov">          0 :         if (base_bpp &lt; 0)</span>
<span class="lineNum">   12274 </span>            :                 goto fail;
<span class="lineNum">   12275 </span>            : 
<span class="lineNum">   12276 </span>            :         /*
<span class="lineNum">   12277 </span>            :          * Determine the real pipe dimensions. Note that stereo modes can
<span class="lineNum">   12278 </span>            :          * increase the actual pipe size due to the frame doubling and
<span class="lineNum">   12279 </span>            :          * insertion of additional space for blanks between the frame. This
<span class="lineNum">   12280 </span>            :          * is stored in the crtc timings. We use the requested mode to do this
<span class="lineNum">   12281 </span>            :          * computation to clearly distinguish it from the adjusted mode, which
<span class="lineNum">   12282 </span>            :          * can be changed by the connectors in the below retry loop.
<span class="lineNum">   12283 </span>            :          */
<span class="lineNum">   12284 </span><span class="lineNoCov">          0 :         drm_crtc_get_hv_timing(&amp;pipe_config-&gt;base.mode,</span>
<span class="lineNum">   12285 </span><span class="lineNoCov">          0 :                                &amp;pipe_config-&gt;pipe_src_w,</span>
<span class="lineNum">   12286 </span><span class="lineNoCov">          0 :                                &amp;pipe_config-&gt;pipe_src_h);</span>
<span class="lineNum">   12287 </span>            : 
<span class="lineNum">   12288 </span>            : encoder_retry:
<span class="lineNum">   12289 </span>            :         /* Ensure the port clock defaults are reset when retrying. */
<span class="lineNum">   12290 </span><span class="lineNoCov">          0 :         pipe_config-&gt;port_clock = 0;</span>
<span class="lineNum">   12291 </span><span class="lineNoCov">          0 :         pipe_config-&gt;pixel_multiplier = 1;</span>
<span class="lineNum">   12292 </span>            : 
<span class="lineNum">   12293 </span>            :         /* Fill in default crtc timings, allow encoders to overwrite them. */
<span class="lineNum">   12294 </span><span class="lineNoCov">          0 :         drm_mode_set_crtcinfo(&amp;pipe_config-&gt;base.adjusted_mode,</span>
<span class="lineNum">   12295 </span>            :                               CRTC_STEREO_DOUBLE);
<span class="lineNum">   12296 </span>            : 
<span class="lineNum">   12297 </span>            :         /* Pass our mode to the connectors and the CRTC to give them a chance to
<span class="lineNum">   12298 </span>            :          * adjust it according to limitations or connector properties, and also
<span class="lineNum">   12299 </span>            :          * a chance to reject the mode entirely.
<span class="lineNum">   12300 </span>            :          */
<span class="lineNum">   12301 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">   12302 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != crtc)</span>
<span class="lineNum">   12303 </span>            :                         continue;
<span class="lineNum">   12304 </span>            : 
<span class="lineNum">   12305 </span><span class="lineNoCov">          0 :                 encoder = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">   12306 </span>            : 
<span class="lineNum">   12307 </span><span class="lineNoCov">          0 :                 if (!(encoder-&gt;compute_config(encoder, pipe_config))) {</span>
<span class="lineNum">   12308 </span>            :                         DRM_DEBUG_KMS(&quot;Encoder config failure\n&quot;);
<span class="lineNum">   12309 </span>            :                         goto fail;
<span class="lineNum">   12310 </span>            :                 }
<span class="lineNum">   12311 </span>            :         }
<span class="lineNum">   12312 </span>            : 
<span class="lineNum">   12313 </span>            :         /* Set default port clock if not overwritten by the encoder. Needs to be
<span class="lineNum">   12314 </span>            :          * done afterwards in case the encoder adjusts the mode. */
<span class="lineNum">   12315 </span><span class="lineNoCov">          0 :         if (!pipe_config-&gt;port_clock)</span>
<span class="lineNum">   12316 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;port_clock = pipe_config-&gt;base.adjusted_mode.crtc_clock</span>
<span class="lineNum">   12317 </span><span class="lineNoCov">          0 :                         * pipe_config-&gt;pixel_multiplier;</span>
<span class="lineNum">   12318 </span>            : 
<span class="lineNum">   12319 </span><span class="lineNoCov">          0 :         ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config);</span>
<span class="lineNum">   12320 </span><span class="lineNoCov">          0 :         if (ret &lt; 0) {</span>
<span class="lineNum">   12321 </span>            :                 DRM_DEBUG_KMS(&quot;CRTC fixup failed\n&quot;);
<span class="lineNum">   12322 </span>            :                 goto fail;
<span class="lineNum">   12323 </span>            :         }
<span class="lineNum">   12324 </span>            : 
<span class="lineNum">   12325 </span><span class="lineNoCov">          0 :         if (ret == RETRY) {</span>
<span class="lineNum">   12326 </span><span class="lineNoCov">          0 :                 if (WARN(!retry, &quot;loop in pipe configuration computation\n&quot;)) {</span>
<span class="lineNum">   12327 </span>            :                         ret = -EINVAL;
<span class="lineNum">   12328 </span><span class="lineNoCov">          0 :                         goto fail;</span>
<span class="lineNum">   12329 </span>            :                 }
<span class="lineNum">   12330 </span>            : 
<span class="lineNum">   12331 </span>            :                 DRM_DEBUG_KMS(&quot;CRTC bw constrained, retrying\n&quot;);
<span class="lineNum">   12332 </span>            :                 retry = false;
<span class="lineNum">   12333 </span><span class="lineNoCov">          0 :                 goto encoder_retry;</span>
<span class="lineNum">   12334 </span>            :         }
<span class="lineNum">   12335 </span>            : 
<span class="lineNum">   12336 </span>            :         /* Dithering seems to not pass-through bits correctly when it should, so
<span class="lineNum">   12337 </span>            :          * only enable it on 6bpc panels. */
<span class="lineNum">   12338 </span><span class="lineNoCov">          0 :         pipe_config-&gt;dither = pipe_config-&gt;pipe_bpp == 6*3;</span>
<span class="lineNum">   12339 </span><span class="lineNoCov">          0 :         DRM_DEBUG_KMS(&quot;hw max bpp: %i, pipe bpp: %i, dithering: %i\n&quot;,</span>
<span class="lineNum">   12340 </span>            :                       base_bpp, pipe_config-&gt;pipe_bpp, pipe_config-&gt;dither);
<span class="lineNum">   12341 </span>            : 
<span class="lineNum">   12342 </span>            : fail:
<span class="lineNum">   12343 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">   12344 </span>            : }
<a name="12345"><span class="lineNum">   12345 </span>            : </a>
<span class="lineNum">   12346 </span>            : static void
<span class="lineNum">   12347 </span><span class="lineNoCov">          0 : intel_modeset_update_crtc_state(struct drm_atomic_state *state)</span>
<span class="lineNum">   12348 </span>            : {
<span class="lineNum">   12349 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   12350 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">   12351 </span>            :         int i;
<span class="lineNum">   12352 </span>            : 
<span class="lineNum">   12353 </span>            :         /* Double check state. */
<span class="lineNum">   12354 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(state, crtc, crtc_state, i) {</span>
<span class="lineNum">   12355 </span><span class="lineNoCov">          0 :                 to_intel_crtc(crtc)-&gt;config = to_intel_crtc_state(crtc-&gt;state);</span>
<span class="lineNum">   12356 </span>            : 
<span class="lineNum">   12357 </span>            :                 /* Update hwmode for vblank functions */
<span class="lineNum">   12358 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;state-&gt;active)</span>
<span class="lineNum">   12359 </span><span class="lineNoCov">          0 :                         crtc-&gt;hwmode = crtc-&gt;state-&gt;adjusted_mode;</span>
<span class="lineNum">   12360 </span>            :                 else
<span class="lineNum">   12361 </span><span class="lineNoCov">          0 :                         crtc-&gt;hwmode.crtc_clock = 0;</span>
<span class="lineNum">   12362 </span>            :         }
<a name="12363"><span class="lineNum">   12363 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   12364 </span>            : 
<span class="lineNum">   12365 </span><span class="lineNoCov">          0 : static bool intel_fuzzy_clock_check(int clock1, int clock2)</span>
<span class="lineNum">   12366 </span>            : {
<span class="lineNum">   12367 </span>            :         int diff;
<span class="lineNum">   12368 </span>            : 
<span class="lineNum">   12369 </span><span class="lineNoCov">          0 :         if (clock1 == clock2)</span>
<span class="lineNum">   12370 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   12371 </span>            : 
<span class="lineNum">   12372 </span><span class="lineNoCov">          0 :         if (!clock1 || !clock2)</span>
<span class="lineNum">   12373 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   12374 </span>            : 
<span class="lineNum">   12375 </span><span class="lineNoCov">          0 :         diff = abs(clock1 - clock2);</span>
<span class="lineNum">   12376 </span>            : 
<span class="lineNum">   12377 </span><span class="lineNoCov">          0 :         if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) &lt; 105)</span>
<span class="lineNum">   12378 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   12379 </span>            : 
<span class="lineNum">   12380 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">   12381 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   12382 </span>            : 
<span class="lineNum">   12383 </span>            : #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
<span class="lineNum">   12384 </span>            :         list_for_each_entry((intel_crtc), \
<span class="lineNum">   12385 </span>            :                             &amp;(dev)-&gt;mode_config.crtc_list, \
<span class="lineNum">   12386 </span>            :                             base.head) \
<span class="lineNum">   12387 </span>            :                 if (mask &amp; (1 &lt;&lt;(intel_crtc)-&gt;pipe))
<a name="12388"><span class="lineNum">   12388 </span>            : </a>
<span class="lineNum">   12389 </span>            : static bool
<span class="lineNum">   12390 </span><span class="lineNoCov">          0 : intel_compare_m_n(unsigned int m, unsigned int n,</span>
<span class="lineNum">   12391 </span>            :                   unsigned int m2, unsigned int n2,
<span class="lineNum">   12392 </span>            :                   bool exact)
<span class="lineNum">   12393 </span>            : {
<span class="lineNum">   12394 </span><span class="lineNoCov">          0 :         if (m == m2 &amp;&amp; n == n2)</span>
<span class="lineNum">   12395 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   12396 </span>            : 
<span class="lineNum">   12397 </span><span class="lineNoCov">          0 :         if (exact || !m || !n || !m2 || !n2)</span>
<span class="lineNum">   12398 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   12399 </span>            : 
<span class="lineNum">   12400 </span>            :         BUILD_BUG_ON(DATA_LINK_M_N_MASK &gt; INT_MAX);
<span class="lineNum">   12401 </span>            : 
<span class="lineNum">   12402 </span><span class="lineNoCov">          0 :         if (m &gt; m2) {</span>
<span class="lineNum">   12403 </span><span class="lineNoCov">          0 :                 while (m &gt; m2) {</span>
<span class="lineNum">   12404 </span><span class="lineNoCov">          0 :                         m2 &lt;&lt;= 1;</span>
<span class="lineNum">   12405 </span><span class="lineNoCov">          0 :                         n2 &lt;&lt;= 1;</span>
<span class="lineNum">   12406 </span>            :                 }
<span class="lineNum">   12407 </span><span class="lineNoCov">          0 :         } else if (m &lt; m2) {</span>
<span class="lineNum">   12408 </span><span class="lineNoCov">          0 :                 while (m &lt; m2) {</span>
<span class="lineNum">   12409 </span><span class="lineNoCov">          0 :                         m &lt;&lt;= 1;</span>
<span class="lineNum">   12410 </span><span class="lineNoCov">          0 :                         n &lt;&lt;= 1;</span>
<span class="lineNum">   12411 </span>            :                 }
<span class="lineNum">   12412 </span>            :         }
<span class="lineNum">   12413 </span>            : 
<span class="lineNum">   12414 </span><span class="lineNoCov">          0 :         return m == m2 &amp;&amp; n == n2;</span>
<span class="lineNum">   12415 </span><span class="lineNoCov">          0 : }</span>
<a name="12416"><span class="lineNum">   12416 </span>            : </a>
<span class="lineNum">   12417 </span>            : static bool
<span class="lineNum">   12418 </span><span class="lineNoCov">          0 : intel_compare_link_m_n(const struct intel_link_m_n *m_n,</span>
<span class="lineNum">   12419 </span>            :                        struct intel_link_m_n *m2_n2,
<span class="lineNum">   12420 </span>            :                        bool adjust)
<span class="lineNum">   12421 </span>            : {
<span class="lineNum">   12422 </span><span class="lineNoCov">          0 :         if (m_n-&gt;tu == m2_n2-&gt;tu &amp;&amp;</span>
<span class="lineNum">   12423 </span><span class="lineNoCov">          0 :             intel_compare_m_n(m_n-&gt;gmch_m, m_n-&gt;gmch_n,</span>
<span class="lineNum">   12424 </span><span class="lineNoCov">          0 :                               m2_n2-&gt;gmch_m, m2_n2-&gt;gmch_n, !adjust) &amp;&amp;</span>
<span class="lineNum">   12425 </span><span class="lineNoCov">          0 :             intel_compare_m_n(m_n-&gt;link_m, m_n-&gt;link_n,</span>
<span class="lineNum">   12426 </span><span class="lineNoCov">          0 :                               m2_n2-&gt;link_m, m2_n2-&gt;link_n, !adjust)) {</span>
<span class="lineNum">   12427 </span><span class="lineNoCov">          0 :                 if (adjust)</span>
<span class="lineNum">   12428 </span><span class="lineNoCov">          0 :                         *m2_n2 = *m_n;</span>
<span class="lineNum">   12429 </span>            : 
<span class="lineNum">   12430 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   12431 </span>            :         }
<span class="lineNum">   12432 </span>            : 
<span class="lineNum">   12433 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">   12434 </span><span class="lineNoCov">          0 : }</span>
<a name="12435"><span class="lineNum">   12435 </span>            : </a>
<span class="lineNum">   12436 </span>            : static bool
<span class="lineNum">   12437 </span><span class="lineNoCov">          0 : intel_pipe_config_compare(struct drm_device *dev,</span>
<span class="lineNum">   12438 </span>            :                           struct intel_crtc_state *current_config,
<span class="lineNum">   12439 </span>            :                           struct intel_crtc_state *pipe_config,
<span class="lineNum">   12440 </span>            :                           bool adjust)
<span class="lineNum">   12441 </span>            : {
<span class="lineNum">   12442 </span>            :         bool ret = true;
<span class="lineNum">   12443 </span>            : 
<span class="lineNum">   12444 </span>            : #define INTEL_ERR_OR_DBG_KMS(fmt, ...) \
<span class="lineNum">   12445 </span>            :         do { \
<span class="lineNum">   12446 </span>            :                 if (!adjust) \
<span class="lineNum">   12447 </span>            :                         DRM_ERROR(fmt, ##__VA_ARGS__); \
<span class="lineNum">   12448 </span>            :                 else \
<span class="lineNum">   12449 </span>            :                         DRM_DEBUG_KMS(fmt, ##__VA_ARGS__); \
<span class="lineNum">   12450 </span>            :         } while (0)
<span class="lineNum">   12451 </span>            : 
<span class="lineNum">   12452 </span>            : #define PIPE_CONF_CHECK_X(name) \
<span class="lineNum">   12453 </span>            :         if (current_config-&gt;name != pipe_config-&gt;name) { \
<span class="lineNum">   12454 </span>            :                 INTEL_ERR_OR_DBG_KMS(&quot;mismatch in &quot; #name &quot; &quot; \
<span class="lineNum">   12455 </span>            :                           &quot;(expected 0x%08x, found 0x%08x)\n&quot;, \
<span class="lineNum">   12456 </span>            :                           current_config-&gt;name, \
<span class="lineNum">   12457 </span>            :                           pipe_config-&gt;name); \
<span class="lineNum">   12458 </span>            :                 ret = false; \
<span class="lineNum">   12459 </span>            :         }
<span class="lineNum">   12460 </span>            : 
<span class="lineNum">   12461 </span>            : #define PIPE_CONF_CHECK_I(name) \
<span class="lineNum">   12462 </span>            :         if (current_config-&gt;name != pipe_config-&gt;name) { \
<span class="lineNum">   12463 </span>            :                 INTEL_ERR_OR_DBG_KMS(&quot;mismatch in &quot; #name &quot; &quot; \
<span class="lineNum">   12464 </span>            :                           &quot;(expected %i, found %i)\n&quot;, \
<span class="lineNum">   12465 </span>            :                           current_config-&gt;name, \
<span class="lineNum">   12466 </span>            :                           pipe_config-&gt;name); \
<span class="lineNum">   12467 </span>            :                 ret = false; \
<span class="lineNum">   12468 </span>            :         }
<span class="lineNum">   12469 </span>            : 
<span class="lineNum">   12470 </span>            : #define PIPE_CONF_CHECK_M_N(name) \
<span class="lineNum">   12471 </span>            :         if (!intel_compare_link_m_n(&amp;current_config-&gt;name, \
<span class="lineNum">   12472 </span>            :                                     &amp;pipe_config-&gt;name,\
<span class="lineNum">   12473 </span>            :                                     adjust)) { \
<span class="lineNum">   12474 </span>            :                 INTEL_ERR_OR_DBG_KMS(&quot;mismatch in &quot; #name &quot; &quot; \
<span class="lineNum">   12475 </span>            :                           &quot;(expected tu %i gmch %i/%i link %i/%i, &quot; \
<span class="lineNum">   12476 </span>            :                           &quot;found tu %i, gmch %i/%i link %i/%i)\n&quot;, \
<span class="lineNum">   12477 </span>            :                           current_config-&gt;name.tu, \
<span class="lineNum">   12478 </span>            :                           current_config-&gt;name.gmch_m, \
<span class="lineNum">   12479 </span>            :                           current_config-&gt;name.gmch_n, \
<span class="lineNum">   12480 </span>            :                           current_config-&gt;name.link_m, \
<span class="lineNum">   12481 </span>            :                           current_config-&gt;name.link_n, \
<span class="lineNum">   12482 </span>            :                           pipe_config-&gt;name.tu, \
<span class="lineNum">   12483 </span>            :                           pipe_config-&gt;name.gmch_m, \
<span class="lineNum">   12484 </span>            :                           pipe_config-&gt;name.gmch_n, \
<span class="lineNum">   12485 </span>            :                           pipe_config-&gt;name.link_m, \
<span class="lineNum">   12486 </span>            :                           pipe_config-&gt;name.link_n); \
<span class="lineNum">   12487 </span>            :                 ret = false; \
<span class="lineNum">   12488 </span>            :         }
<span class="lineNum">   12489 </span>            : 
<span class="lineNum">   12490 </span>            : #define PIPE_CONF_CHECK_M_N_ALT(name, alt_name) \
<span class="lineNum">   12491 </span>            :         if (!intel_compare_link_m_n(&amp;current_config-&gt;name, \
<span class="lineNum">   12492 </span>            :                                     &amp;pipe_config-&gt;name, adjust) &amp;&amp; \
<span class="lineNum">   12493 </span>            :             !intel_compare_link_m_n(&amp;current_config-&gt;alt_name, \
<span class="lineNum">   12494 </span>            :                                     &amp;pipe_config-&gt;name, adjust)) { \
<span class="lineNum">   12495 </span>            :                 INTEL_ERR_OR_DBG_KMS(&quot;mismatch in &quot; #name &quot; &quot; \
<span class="lineNum">   12496 </span>            :                           &quot;(expected tu %i gmch %i/%i link %i/%i, &quot; \
<span class="lineNum">   12497 </span>            :                           &quot;or tu %i gmch %i/%i link %i/%i, &quot; \
<span class="lineNum">   12498 </span>            :                           &quot;found tu %i, gmch %i/%i link %i/%i)\n&quot;, \
<span class="lineNum">   12499 </span>            :                           current_config-&gt;name.tu, \
<span class="lineNum">   12500 </span>            :                           current_config-&gt;name.gmch_m, \
<span class="lineNum">   12501 </span>            :                           current_config-&gt;name.gmch_n, \
<span class="lineNum">   12502 </span>            :                           current_config-&gt;name.link_m, \
<span class="lineNum">   12503 </span>            :                           current_config-&gt;name.link_n, \
<span class="lineNum">   12504 </span>            :                           current_config-&gt;alt_name.tu, \
<span class="lineNum">   12505 </span>            :                           current_config-&gt;alt_name.gmch_m, \
<span class="lineNum">   12506 </span>            :                           current_config-&gt;alt_name.gmch_n, \
<span class="lineNum">   12507 </span>            :                           current_config-&gt;alt_name.link_m, \
<span class="lineNum">   12508 </span>            :                           current_config-&gt;alt_name.link_n, \
<span class="lineNum">   12509 </span>            :                           pipe_config-&gt;name.tu, \
<span class="lineNum">   12510 </span>            :                           pipe_config-&gt;name.gmch_m, \
<span class="lineNum">   12511 </span>            :                           pipe_config-&gt;name.gmch_n, \
<span class="lineNum">   12512 </span>            :                           pipe_config-&gt;name.link_m, \
<span class="lineNum">   12513 </span>            :                           pipe_config-&gt;name.link_n); \
<span class="lineNum">   12514 </span>            :                 ret = false; \
<span class="lineNum">   12515 </span>            :         }
<span class="lineNum">   12516 </span>            : 
<span class="lineNum">   12517 </span>            : /* This is required for BDW+ where there is only one set of registers for
<span class="lineNum">   12518 </span>            :  * switching between high and low RR.
<span class="lineNum">   12519 </span>            :  * This macro can be used whenever a comparison has to be made between one
<span class="lineNum">   12520 </span>            :  * hw state and multiple sw state variables.
<span class="lineNum">   12521 </span>            :  */
<span class="lineNum">   12522 </span>            : #define PIPE_CONF_CHECK_I_ALT(name, alt_name) \
<span class="lineNum">   12523 </span>            :         if ((current_config-&gt;name != pipe_config-&gt;name) &amp;&amp; \
<span class="lineNum">   12524 </span>            :                 (current_config-&gt;alt_name != pipe_config-&gt;name)) { \
<span class="lineNum">   12525 </span>            :                         INTEL_ERR_OR_DBG_KMS(&quot;mismatch in &quot; #name &quot; &quot; \
<span class="lineNum">   12526 </span>            :                                   &quot;(expected %i or %i, found %i)\n&quot;, \
<span class="lineNum">   12527 </span>            :                                   current_config-&gt;name, \
<span class="lineNum">   12528 </span>            :                                   current_config-&gt;alt_name, \
<span class="lineNum">   12529 </span>            :                                   pipe_config-&gt;name); \
<span class="lineNum">   12530 </span>            :                         ret = false; \
<span class="lineNum">   12531 </span>            :         }
<span class="lineNum">   12532 </span>            : 
<span class="lineNum">   12533 </span>            : #define PIPE_CONF_CHECK_FLAGS(name, mask)       \
<span class="lineNum">   12534 </span>            :         if ((current_config-&gt;name ^ pipe_config-&gt;name) &amp; (mask)) { \
<span class="lineNum">   12535 </span>            :                 INTEL_ERR_OR_DBG_KMS(&quot;mismatch in &quot; #name &quot;(&quot; #mask &quot;) &quot; \
<span class="lineNum">   12536 </span>            :                           &quot;(expected %i, found %i)\n&quot;, \
<span class="lineNum">   12537 </span>            :                           current_config-&gt;name &amp; (mask), \
<span class="lineNum">   12538 </span>            :                           pipe_config-&gt;name &amp; (mask)); \
<span class="lineNum">   12539 </span>            :                 ret = false; \
<span class="lineNum">   12540 </span>            :         }
<span class="lineNum">   12541 </span>            : 
<span class="lineNum">   12542 </span>            : #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \
<span class="lineNum">   12543 </span>            :         if (!intel_fuzzy_clock_check(current_config-&gt;name, pipe_config-&gt;name)) { \
<span class="lineNum">   12544 </span>            :                 INTEL_ERR_OR_DBG_KMS(&quot;mismatch in &quot; #name &quot; &quot; \
<span class="lineNum">   12545 </span>            :                           &quot;(expected %i, found %i)\n&quot;, \
<span class="lineNum">   12546 </span>            :                           current_config-&gt;name, \
<span class="lineNum">   12547 </span>            :                           pipe_config-&gt;name); \
<span class="lineNum">   12548 </span>            :                 ret = false; \
<span class="lineNum">   12549 </span>            :         }
<span class="lineNum">   12550 </span>            : 
<span class="lineNum">   12551 </span>            : #define PIPE_CONF_QUIRK(quirk)  \
<span class="lineNum">   12552 </span>            :         ((current_config-&gt;quirks | pipe_config-&gt;quirks) &amp; (quirk))
<span class="lineNum">   12553 </span>            : 
<span class="lineNum">   12554 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(cpu_transcoder);</span>
<span class="lineNum">   12555 </span>            : 
<span class="lineNum">   12556 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(has_pch_encoder);</span>
<span class="lineNum">   12557 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(fdi_lanes);</span>
<span class="lineNum">   12558 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_M_N(fdi_m_n);</span>
<span class="lineNum">   12559 </span>            : 
<span class="lineNum">   12560 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(has_dp_encoder);</span>
<span class="lineNum">   12561 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(lane_count);</span>
<span class="lineNum">   12562 </span>            : 
<span class="lineNum">   12563 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 8) {</span>
<span class="lineNum">   12564 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_M_N(dp_m_n);</span>
<span class="lineNum">   12565 </span>            : 
<span class="lineNum">   12566 </span><span class="lineNoCov">          0 :                 if (current_config-&gt;has_drrs)</span>
<span class="lineNum">   12567 </span><span class="lineNoCov">          0 :                         PIPE_CONF_CHECK_M_N(dp_m2_n2);</span>
<span class="lineNum">   12568 </span>            :         } else
<span class="lineNum">   12569 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_M_N_ALT(dp_m_n, dp_m2_n2);</span>
<span class="lineNum">   12570 </span>            : 
<span class="lineNum">   12571 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay);</span>
<span class="lineNum">   12572 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal);</span>
<span class="lineNum">   12573 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start);</span>
<span class="lineNum">   12574 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end);</span>
<span class="lineNum">   12575 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start);</span>
<span class="lineNum">   12576 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end);</span>
<span class="lineNum">   12577 </span>            : 
<span class="lineNum">   12578 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay);</span>
<span class="lineNum">   12579 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal);</span>
<span class="lineNum">   12580 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start);</span>
<span class="lineNum">   12581 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end);</span>
<span class="lineNum">   12582 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start);</span>
<span class="lineNum">   12583 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end);</span>
<span class="lineNum">   12584 </span>            : 
<span class="lineNum">   12585 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(pixel_multiplier);</span>
<span class="lineNum">   12586 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(has_hdmi_sink);</span>
<span class="lineNum">   12587 </span><span class="lineNoCov">          0 :         if ((INTEL_INFO(dev)-&gt;gen &lt; 8 &amp;&amp; !IS_HASWELL(dev)) ||</span>
<span class="lineNum">   12588 </span><span class="lineNoCov">          0 :             IS_VALLEYVIEW(dev))</span>
<span class="lineNum">   12589 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(limited_color_range);</span>
<span class="lineNum">   12590 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(has_infoframe);</span>
<span class="lineNum">   12591 </span>            : 
<span class="lineNum">   12592 </span>            : #ifdef notyet
<span class="lineNum">   12593 </span>            :         PIPE_CONF_CHECK_I(has_audio);
<span class="lineNum">   12594 </span>            : #endif
<span class="lineNum">   12595 </span>            : 
<span class="lineNum">   12596 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,</span>
<span class="lineNum">   12597 </span>            :                               DRM_MODE_FLAG_INTERLACE);
<span class="lineNum">   12598 </span>            : 
<span class="lineNum">   12599 </span><span class="lineNoCov">          0 :         if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) {</span>
<span class="lineNum">   12600 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,</span>
<span class="lineNum">   12601 </span>            :                                       DRM_MODE_FLAG_PHSYNC);
<span class="lineNum">   12602 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,</span>
<span class="lineNum">   12603 </span>            :                                       DRM_MODE_FLAG_NHSYNC);
<span class="lineNum">   12604 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,</span>
<span class="lineNum">   12605 </span>            :                                       DRM_MODE_FLAG_PVSYNC);
<span class="lineNum">   12606 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,</span>
<span class="lineNum">   12607 </span>            :                                       DRM_MODE_FLAG_NVSYNC);
<span class="lineNum">   12608 </span>            :         }
<span class="lineNum">   12609 </span>            : 
<span class="lineNum">   12610 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(gmch_pfit.control);</span>
<span class="lineNum">   12611 </span>            :         /* pfit ratios are autocomputed by the hw on gen4+ */
<span class="lineNum">   12612 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 4)</span>
<span class="lineNum">   12613 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios);</span>
<span class="lineNum">   12614 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(gmch_pfit.lvds_border_bits);</span>
<span class="lineNum">   12615 </span>            : 
<span class="lineNum">   12616 </span><span class="lineNoCov">          0 :         if (!adjust) {</span>
<span class="lineNum">   12617 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(pipe_src_w);</span>
<span class="lineNum">   12618 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(pipe_src_h);</span>
<span class="lineNum">   12619 </span>            : 
<span class="lineNum">   12620 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(pch_pfit.enabled);</span>
<span class="lineNum">   12621 </span><span class="lineNoCov">          0 :                 if (current_config-&gt;pch_pfit.enabled) {</span>
<span class="lineNum">   12622 </span><span class="lineNoCov">          0 :                         PIPE_CONF_CHECK_X(pch_pfit.pos);</span>
<span class="lineNum">   12623 </span><span class="lineNoCov">          0 :                         PIPE_CONF_CHECK_X(pch_pfit.size);</span>
<span class="lineNum">   12624 </span>            :                 }
<span class="lineNum">   12625 </span>            : 
<span class="lineNum">   12626 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(scaler_state.scaler_id);</span>
<span class="lineNum">   12627 </span>            :         }
<span class="lineNum">   12628 </span>            : 
<span class="lineNum">   12629 </span>            :         /* BDW+ don't expose a synchronous way to read the state */
<span class="lineNum">   12630 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev))</span>
<span class="lineNum">   12631 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(ips_enabled);</span>
<span class="lineNum">   12632 </span>            : 
<span class="lineNum">   12633 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(double_wide);</span>
<span class="lineNum">   12634 </span>            : 
<span class="lineNum">   12635 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(ddi_pll_sel);</span>
<span class="lineNum">   12636 </span>            : 
<span class="lineNum">   12637 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_I(shared_dpll);</span>
<span class="lineNum">   12638 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.dpll);</span>
<span class="lineNum">   12639 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md);</span>
<span class="lineNum">   12640 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.fp0);</span>
<span class="lineNum">   12641 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.fp1);</span>
<span class="lineNum">   12642 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.wrpll);</span>
<span class="lineNum">   12643 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.spll);</span>
<span class="lineNum">   12644 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1);</span>
<span class="lineNum">   12645 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1);</span>
<span class="lineNum">   12646 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2);</span>
<span class="lineNum">   12647 </span>            : 
<span class="lineNum">   12648 </span><span class="lineNoCov">          0 :         if (IS_G4X(dev) || INTEL_INFO(dev)-&gt;gen &gt;= 5)</span>
<span class="lineNum">   12649 </span><span class="lineNoCov">          0 :                 PIPE_CONF_CHECK_I(pipe_bpp);</span>
<span class="lineNum">   12650 </span>            : 
<span class="lineNum">   12651 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock);</span>
<span class="lineNum">   12652 </span><span class="lineNoCov">          0 :         PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock);</span>
<span class="lineNum">   12653 </span>            : 
<span class="lineNum">   12654 </span>            : #undef PIPE_CONF_CHECK_X
<span class="lineNum">   12655 </span>            : #undef PIPE_CONF_CHECK_I
<span class="lineNum">   12656 </span>            : #undef PIPE_CONF_CHECK_I_ALT
<span class="lineNum">   12657 </span>            : #undef PIPE_CONF_CHECK_FLAGS
<span class="lineNum">   12658 </span>            : #undef PIPE_CONF_CHECK_CLOCK_FUZZY
<span class="lineNum">   12659 </span>            : #undef PIPE_CONF_QUIRK
<span class="lineNum">   12660 </span>            : #undef INTEL_ERR_OR_DBG_KMS
<span class="lineNum">   12661 </span>            : 
<span class="lineNum">   12662 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="12663"><span class="lineNum">   12663 </span>            : }</a>
<span class="lineNum">   12664 </span>            : 
<span class="lineNum">   12665 </span><span class="lineNoCov">          0 : static void check_wm_state(struct drm_device *dev)</span>
<span class="lineNum">   12666 </span>            : {
<span class="lineNum">   12667 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   12668 </span><span class="lineNoCov">          0 :         struct skl_ddb_allocation hw_ddb, *sw_ddb;</span>
<span class="lineNum">   12669 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">   12670 </span>            :         int plane;
<span class="lineNum">   12671 </span>            : 
<span class="lineNum">   12672 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 9)</span>
<span class="lineNum">   12673 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   12674 </span>            : 
<span class="lineNum">   12675 </span><span class="lineNoCov">          0 :         skl_ddb_get_hw_state(dev_priv, &amp;hw_ddb);</span>
<span class="lineNum">   12676 </span><span class="lineNoCov">          0 :         sw_ddb = &amp;dev_priv-&gt;wm.skl_hw.ddb;</span>
<span class="lineNum">   12677 </span>            : 
<span class="lineNum">   12678 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, intel_crtc) {</span>
<span class="lineNum">   12679 </span>            :                 struct skl_ddb_entry *hw_entry, *sw_entry;
<span class="lineNum">   12680 </span><span class="lineNoCov">          0 :                 const enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   12681 </span>            : 
<span class="lineNum">   12682 </span><span class="lineNoCov">          0 :                 if (!intel_crtc-&gt;active)</span>
<span class="lineNum">   12683 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   12684 </span>            : 
<span class="lineNum">   12685 </span>            :                 /* planes */
<span class="lineNum">   12686 </span><span class="lineNoCov">          0 :                 for_each_plane(dev_priv, pipe, plane) {</span>
<span class="lineNum">   12687 </span><span class="lineNoCov">          0 :                         hw_entry = &amp;hw_ddb.plane[pipe][plane];</span>
<span class="lineNum">   12688 </span><span class="lineNoCov">          0 :                         sw_entry = &amp;sw_ddb-&gt;plane[pipe][plane];</span>
<span class="lineNum">   12689 </span>            : 
<span class="lineNum">   12690 </span><span class="lineNoCov">          0 :                         if (skl_ddb_entry_equal(hw_entry, sw_entry))</span>
<span class="lineNum">   12691 </span>            :                                 continue;
<span class="lineNum">   12692 </span>            : 
<span class="lineNum">   12693 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;mismatch in DDB state pipe %c plane %d &quot;</span>
<span class="lineNum">   12694 </span>            :                                   &quot;(expected (%u,%u), found (%u,%u))\n&quot;,
<span class="lineNum">   12695 </span>            :                                   pipe_name(pipe), plane + 1,
<span class="lineNum">   12696 </span>            :                                   sw_entry-&gt;start, sw_entry-&gt;end,
<span class="lineNum">   12697 </span>            :                                   hw_entry-&gt;start, hw_entry-&gt;end);
<span class="lineNum">   12698 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   12699 </span>            : 
<span class="lineNum">   12700 </span>            :                 /* cursor */
<span class="lineNum">   12701 </span><span class="lineNoCov">          0 :                 hw_entry = &amp;hw_ddb.plane[pipe][PLANE_CURSOR];</span>
<span class="lineNum">   12702 </span><span class="lineNoCov">          0 :                 sw_entry = &amp;sw_ddb-&gt;plane[pipe][PLANE_CURSOR];</span>
<span class="lineNum">   12703 </span>            : 
<span class="lineNum">   12704 </span><span class="lineNoCov">          0 :                 if (skl_ddb_entry_equal(hw_entry, sw_entry))</span>
<span class="lineNum">   12705 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   12706 </span>            : 
<span class="lineNum">   12707 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;mismatch in DDB state pipe %c cursor &quot;</span>
<span class="lineNum">   12708 </span>            :                           &quot;(expected (%u,%u), found (%u,%u))\n&quot;,
<span class="lineNum">   12709 </span>            :                           pipe_name(pipe),
<span class="lineNum">   12710 </span>            :                           sw_entry-&gt;start, sw_entry-&gt;end,
<span class="lineNum">   12711 </span>            :                           hw_entry-&gt;start, hw_entry-&gt;end);
<span class="lineNum">   12712 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   12713 </span><span class="lineNoCov">          0 : }</span>
<a name="12714"><span class="lineNum">   12714 </span>            : </a>
<span class="lineNum">   12715 </span>            : static void
<span class="lineNum">   12716 </span><span class="lineNoCov">          0 : check_connector_state(struct drm_device *dev,</span>
<span class="lineNum">   12717 </span>            :                       struct drm_atomic_state *old_state)
<span class="lineNum">   12718 </span>            : {
<span class="lineNum">   12719 </span>            :         struct drm_connector_state *old_conn_state;
<span class="lineNum">   12720 </span>            :         struct drm_connector *connector;
<span class="lineNum">   12721 </span>            :         int i;
<span class="lineNum">   12722 </span>            : 
<span class="lineNum">   12723 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(old_state, connector, old_conn_state, i) {</span>
<span class="lineNum">   12724 </span><span class="lineNoCov">          0 :                 struct drm_encoder *encoder = connector-&gt;encoder;</span>
<span class="lineNum">   12725 </span><span class="lineNoCov">          0 :                 struct drm_connector_state *state = connector-&gt;state;</span>
<span class="lineNum">   12726 </span>            : 
<span class="lineNum">   12727 </span>            :                 /* This also checks the encoder/connector hw state with the
<span class="lineNum">   12728 </span>            :                  * -&gt;get_hw_state callbacks. */
<span class="lineNum">   12729 </span><span class="lineNoCov">          0 :                 intel_connector_check_state(to_intel_connector(connector));</span>
<span class="lineNum">   12730 </span>            : 
<span class="lineNum">   12731 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(state-&gt;best_encoder != encoder,</span>
<span class="lineNum">   12732 </span>            :                      &quot;connector's atomic encoder doesn't match legacy encoder\n&quot;);
<span class="lineNum">   12733 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   12734 </span><span class="lineNoCov">          0 : }</span>
<a name="12735"><span class="lineNum">   12735 </span>            : </a>
<span class="lineNum">   12736 </span>            : static void
<span class="lineNum">   12737 </span><span class="lineNoCov">          0 : check_encoder_state(struct drm_device *dev)</span>
<span class="lineNum">   12738 </span>            : {
<span class="lineNum">   12739 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   12740 </span>            :         struct intel_connector *connector;
<span class="lineNum">   12741 </span>            : 
<span class="lineNum">   12742 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, encoder) {</span>
<span class="lineNum">   12743 </span>            :                 bool enabled = false;
<span class="lineNum">   12744 </span><span class="lineNoCov">          0 :                 enum pipe pipe;</span>
<span class="lineNum">   12745 </span>            : 
<span class="lineNum">   12746 </span>            :                 DRM_DEBUG_KMS(&quot;[ENCODER:%d:%s]\n&quot;,
<span class="lineNum">   12747 </span>            :                               encoder-&gt;base.base.id,
<span class="lineNum">   12748 </span>            :                               encoder-&gt;base.name);
<span class="lineNum">   12749 </span>            : 
<span class="lineNum">   12750 </span><span class="lineNoCov">          0 :                 for_each_intel_connector(dev, connector) {</span>
<span class="lineNum">   12751 </span><span class="lineNoCov">          0 :                         if (connector-&gt;base.state-&gt;best_encoder != &amp;encoder-&gt;base)</span>
<span class="lineNum">   12752 </span>            :                                 continue;
<span class="lineNum">   12753 </span>            :                         enabled = true;
<span class="lineNum">   12754 </span>            : 
<span class="lineNum">   12755 </span><span class="lineNoCov">          0 :                         I915_STATE_WARN(connector-&gt;base.state-&gt;crtc !=</span>
<span class="lineNum">   12756 </span>            :                                         encoder-&gt;base.crtc,
<span class="lineNum">   12757 </span>            :                              &quot;connector's crtc doesn't match encoder crtc\n&quot;);
<span class="lineNum">   12758 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   12759 </span>            : 
<span class="lineNum">   12760 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(!!encoder-&gt;base.crtc != enabled,</span>
<span class="lineNum">   12761 </span>            :                      &quot;encoder's enabled state mismatch &quot;
<span class="lineNum">   12762 </span>            :                      &quot;(expected %i, found %i)\n&quot;,
<span class="lineNum">   12763 </span>            :                      !!encoder-&gt;base.crtc, enabled);
<span class="lineNum">   12764 </span>            : 
<span class="lineNum">   12765 </span><span class="lineNoCov">          0 :                 if (!encoder-&gt;base.crtc) {</span>
<span class="lineNum">   12766 </span>            :                         bool active;
<span class="lineNum">   12767 </span>            : 
<span class="lineNum">   12768 </span><span class="lineNoCov">          0 :                         active = encoder-&gt;get_hw_state(encoder, &amp;pipe);</span>
<span class="lineNum">   12769 </span><span class="lineNoCov">          0 :                         I915_STATE_WARN(active,</span>
<span class="lineNum">   12770 </span>            :                              &quot;encoder detached but still enabled on pipe %c.\n&quot;,
<span class="lineNum">   12771 </span>            :                              pipe_name(pipe));
<span class="lineNum">   12772 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   12773 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   12774 </span><span class="lineNoCov">          0 : }</span>
<a name="12775"><span class="lineNum">   12775 </span>            : </a>
<span class="lineNum">   12776 </span>            : static void
<span class="lineNum">   12777 </span><span class="lineNoCov">          0 : check_crtc_state(struct drm_device *dev, struct drm_atomic_state *old_state)</span>
<span class="lineNum">   12778 </span>            : {
<span class="lineNum">   12779 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   12780 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   12781 </span>            :         struct drm_crtc_state *old_crtc_state;
<span class="lineNum">   12782 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   12783 </span>            :         int i;
<span class="lineNum">   12784 </span>            : 
<span class="lineNum">   12785 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(old_state, crtc, old_crtc_state, i) {</span>
<span class="lineNum">   12786 </span><span class="lineNoCov">          0 :                 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   12787 </span>            :                 struct intel_crtc_state *pipe_config, *sw_config;
<span class="lineNum">   12788 </span>            :                 bool active;
<span class="lineNum">   12789 </span>            : 
<span class="lineNum">   12790 </span><span class="lineNoCov">          0 :                 if (!needs_modeset(crtc-&gt;state) &amp;&amp;</span>
<span class="lineNum">   12791 </span><span class="lineNoCov">          0 :                     !to_intel_crtc_state(crtc-&gt;state)-&gt;update_pipe)</span>
<span class="lineNum">   12792 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   12793 </span>            : 
<span class="lineNum">   12794 </span><span class="lineNoCov">          0 :                 __drm_atomic_helper_crtc_destroy_state(crtc, old_crtc_state);</span>
<span class="lineNum">   12795 </span><span class="lineNoCov">          0 :                 pipe_config = to_intel_crtc_state(old_crtc_state);</span>
<span class="lineNum">   12796 </span><span class="lineNoCov">          0 :                 memset(pipe_config, 0, sizeof(*pipe_config));</span>
<span class="lineNum">   12797 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;base.crtc = crtc;</span>
<span class="lineNum">   12798 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;base.state = old_state;</span>
<span class="lineNum">   12799 </span>            : 
<span class="lineNum">   12800 </span>            :                 DRM_DEBUG_KMS(&quot;[CRTC:%d]\n&quot;,
<span class="lineNum">   12801 </span>            :                               crtc-&gt;base.id);
<span class="lineNum">   12802 </span>            : 
<span class="lineNum">   12803 </span><span class="lineNoCov">          0 :                 active = dev_priv-&gt;display.get_pipe_config(intel_crtc,</span>
<span class="lineNum">   12804 </span>            :                                                            pipe_config);
<span class="lineNum">   12805 </span>            : 
<span class="lineNum">   12806 </span>            :                 /* hw state is inconsistent with the pipe quirk */
<span class="lineNum">   12807 </span><span class="lineNoCov">          0 :                 if ((intel_crtc-&gt;pipe == PIPE_A &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEA_FORCE) ||</span>
<span class="lineNum">   12808 </span><span class="lineNoCov">          0 :                     (intel_crtc-&gt;pipe == PIPE_B &amp;&amp; dev_priv-&gt;quirks &amp; QUIRK_PIPEB_FORCE))</span>
<span class="lineNum">   12809 </span><span class="lineNoCov">          0 :                         active = crtc-&gt;state-&gt;active;</span>
<span class="lineNum">   12810 </span>            : 
<span class="lineNum">   12811 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(crtc-&gt;state-&gt;active != active,</span>
<span class="lineNum">   12812 </span>            :                      &quot;crtc active state doesn't match with hw state &quot;
<span class="lineNum">   12813 </span>            :                      &quot;(expected %i, found %i)\n&quot;, crtc-&gt;state-&gt;active, active);
<span class="lineNum">   12814 </span>            : 
<span class="lineNum">   12815 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(intel_crtc-&gt;active != crtc-&gt;state-&gt;active,</span>
<span class="lineNum">   12816 </span>            :                      &quot;transitional active state does not match atomic hw state &quot;
<span class="lineNum">   12817 </span>            :                      &quot;(expected %i, found %i)\n&quot;, crtc-&gt;state-&gt;active, intel_crtc-&gt;active);
<span class="lineNum">   12818 </span>            : 
<span class="lineNum">   12819 </span><span class="lineNoCov">          0 :                 for_each_encoder_on_crtc(dev, crtc, encoder) {</span>
<span class="lineNum">   12820 </span><span class="lineNoCov">          0 :                         enum pipe pipe;</span>
<span class="lineNum">   12821 </span>            : 
<span class="lineNum">   12822 </span><span class="lineNoCov">          0 :                         active = encoder-&gt;get_hw_state(encoder, &amp;pipe);</span>
<span class="lineNum">   12823 </span><span class="lineNoCov">          0 :                         I915_STATE_WARN(active != crtc-&gt;state-&gt;active,</span>
<span class="lineNum">   12824 </span>            :                                 &quot;[ENCODER:%i] active %i with crtc active %i\n&quot;,
<span class="lineNum">   12825 </span>            :                                 encoder-&gt;base.base.id, active, crtc-&gt;state-&gt;active);
<span class="lineNum">   12826 </span>            : 
<span class="lineNum">   12827 </span><span class="lineNoCov">          0 :                         I915_STATE_WARN(active &amp;&amp; intel_crtc-&gt;pipe != pipe,</span>
<span class="lineNum">   12828 </span>            :                                         &quot;Encoder connected to wrong pipe %c\n&quot;,
<span class="lineNum">   12829 </span>            :                                         pipe_name(pipe));
<span class="lineNum">   12830 </span>            : 
<span class="lineNum">   12831 </span><span class="lineNoCov">          0 :                         if (active)</span>
<span class="lineNum">   12832 </span><span class="lineNoCov">          0 :                                 encoder-&gt;get_config(encoder, pipe_config);</span>
<span class="lineNum">   12833 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   12834 </span>            : 
<span class="lineNum">   12835 </span><span class="lineNoCov">          0 :                 if (!crtc-&gt;state-&gt;active)</span>
<span class="lineNum">   12836 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   12837 </span>            : 
<span class="lineNum">   12838 </span><span class="lineNoCov">          0 :                 sw_config = to_intel_crtc_state(crtc-&gt;state);</span>
<span class="lineNum">   12839 </span><span class="lineNoCov">          0 :                 if (!intel_pipe_config_compare(dev, sw_config,</span>
<span class="lineNum">   12840 </span>            :                                                pipe_config, false)) {
<span class="lineNum">   12841 </span><span class="lineNoCov">          0 :                         I915_STATE_WARN(1, &quot;pipe state doesn't match!\n&quot;);</span>
<span class="lineNum">   12842 </span><span class="lineNoCov">          0 :                         intel_dump_pipe_config(intel_crtc, pipe_config,</span>
<span class="lineNum">   12843 </span>            :                                                &quot;[hw state]&quot;);
<span class="lineNum">   12844 </span><span class="lineNoCov">          0 :                         intel_dump_pipe_config(intel_crtc, sw_config,</span>
<span class="lineNum">   12845 </span>            :                                                &quot;[sw state]&quot;);
<span class="lineNum">   12846 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   12847 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   12848 </span><span class="lineNoCov">          0 : }</span>
<a name="12849"><span class="lineNum">   12849 </span>            : </a>
<span class="lineNum">   12850 </span>            : static void
<span class="lineNum">   12851 </span><span class="lineNoCov">          0 : check_shared_dpll_state(struct drm_device *dev)</span>
<span class="lineNum">   12852 </span>            : {
<span class="lineNum">   12853 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   12854 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">   12855 </span><span class="lineNoCov">          0 :         struct intel_dpll_hw_state dpll_hw_state;</span>
<span class="lineNum">   12856 </span>            :         int i;
<span class="lineNum">   12857 </span>            : 
<span class="lineNum">   12858 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">   12859 </span><span class="lineNoCov">          0 :                 struct intel_shared_dpll *pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">   12860 </span>            :                 int enabled_crtcs = 0, active_crtcs = 0;
<span class="lineNum">   12861 </span>            :                 bool active;
<span class="lineNum">   12862 </span>            : 
<span class="lineNum">   12863 </span><span class="lineNoCov">          0 :                 memset(&amp;dpll_hw_state, 0, sizeof(dpll_hw_state));</span>
<span class="lineNum">   12864 </span>            : 
<span class="lineNum">   12865 </span>            :                 DRM_DEBUG_KMS(&quot;%s\n&quot;, pll-&gt;name);
<span class="lineNum">   12866 </span>            : 
<span class="lineNum">   12867 </span><span class="lineNoCov">          0 :                 active = pll-&gt;get_hw_state(dev_priv, pll, &amp;dpll_hw_state);</span>
<span class="lineNum">   12868 </span>            : 
<span class="lineNum">   12869 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(pll-&gt;active &gt; hweight32(pll-&gt;config.crtc_mask),</span>
<span class="lineNum">   12870 </span>            :                      &quot;more active pll users than references: %i vs %i\n&quot;,
<span class="lineNum">   12871 </span>            :                      pll-&gt;active, hweight32(pll-&gt;config.crtc_mask));
<span class="lineNum">   12872 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(pll-&gt;active &amp;&amp; !pll-&gt;on,</span>
<span class="lineNum">   12873 </span>            :                      &quot;pll in active use but not on in sw tracking\n&quot;);
<span class="lineNum">   12874 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(pll-&gt;on &amp;&amp; !pll-&gt;active,</span>
<span class="lineNum">   12875 </span>            :                      &quot;pll in on but not on in use in sw tracking\n&quot;);
<span class="lineNum">   12876 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(pll-&gt;on != active,</span>
<span class="lineNum">   12877 </span>            :                      &quot;pll on state mismatch (expected %i, found %i)\n&quot;,
<span class="lineNum">   12878 </span>            :                      pll-&gt;on, active);
<span class="lineNum">   12879 </span>            : 
<span class="lineNum">   12880 </span><span class="lineNoCov">          0 :                 for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   12881 </span><span class="lineNoCov">          0 :                         if (crtc-&gt;base.state-&gt;enable &amp;&amp; intel_crtc_to_shared_dpll(crtc) == pll)</span>
<span class="lineNum">   12882 </span><span class="lineNoCov">          0 :                                 enabled_crtcs++;</span>
<span class="lineNum">   12883 </span><span class="lineNoCov">          0 :                         if (crtc-&gt;active &amp;&amp; intel_crtc_to_shared_dpll(crtc) == pll)</span>
<span class="lineNum">   12884 </span><span class="lineNoCov">          0 :                                 active_crtcs++;</span>
<span class="lineNum">   12885 </span>            :                 }
<span class="lineNum">   12886 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(pll-&gt;active != active_crtcs,</span>
<span class="lineNum">   12887 </span>            :                      &quot;pll active crtcs mismatch (expected %i, found %i)\n&quot;,
<span class="lineNum">   12888 </span>            :                      pll-&gt;active, active_crtcs);
<span class="lineNum">   12889 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(hweight32(pll-&gt;config.crtc_mask) != enabled_crtcs,</span>
<span class="lineNum">   12890 </span>            :                      &quot;pll enabled crtcs mismatch (expected %i, found %i)\n&quot;,
<span class="lineNum">   12891 </span>            :                      hweight32(pll-&gt;config.crtc_mask), enabled_crtcs);
<span class="lineNum">   12892 </span>            : 
<span class="lineNum">   12893 </span><span class="lineNoCov">          0 :                 I915_STATE_WARN(pll-&gt;on &amp;&amp; memcmp(&amp;pll-&gt;config.hw_state, &amp;dpll_hw_state,</span>
<span class="lineNum">   12894 </span>            :                                        sizeof(dpll_hw_state)),
<span class="lineNum">   12895 </span>            :                      &quot;pll hw state mismatch\n&quot;);
<span class="lineNum">   12896 </span>            :         }
<span class="lineNum">   12897 </span><span class="lineNoCov">          0 : }</span>
<a name="12898"><span class="lineNum">   12898 </span>            : </a>
<span class="lineNum">   12899 </span>            : static void
<span class="lineNum">   12900 </span><span class="lineNoCov">          0 : intel_modeset_check_state(struct drm_device *dev,</span>
<span class="lineNum">   12901 </span>            :                           struct drm_atomic_state *old_state)
<span class="lineNum">   12902 </span>            : {
<span class="lineNum">   12903 </span><span class="lineNoCov">          0 :         check_wm_state(dev);</span>
<span class="lineNum">   12904 </span><span class="lineNoCov">          0 :         check_connector_state(dev, old_state);</span>
<span class="lineNum">   12905 </span><span class="lineNoCov">          0 :         check_encoder_state(dev);</span>
<span class="lineNum">   12906 </span><span class="lineNoCov">          0 :         check_crtc_state(dev, old_state);</span>
<span class="lineNum">   12907 </span><span class="lineNoCov">          0 :         check_shared_dpll_state(dev);</span>
<a name="12908"><span class="lineNum">   12908 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   12909 </span>            : 
<span class="lineNum">   12910 </span><span class="lineNoCov">          0 : void ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config,</span>
<span class="lineNum">   12911 </span>            :                                      int dotclock)
<span class="lineNum">   12912 </span>            : {
<span class="lineNum">   12913 </span>            :         /*
<span class="lineNum">   12914 </span>            :          * FDI already provided one idea for the dotclock.
<span class="lineNum">   12915 </span>            :          * Yell if the encoder disagrees.
<span class="lineNum">   12916 </span>            :          */
<span class="lineNum">   12917 </span><span class="lineNoCov">          0 :         WARN(!intel_fuzzy_clock_check(pipe_config-&gt;base.adjusted_mode.crtc_clock, dotclock),</span>
<span class="lineNum">   12918 </span>            :              &quot;FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n&quot;,
<span class="lineNum">   12919 </span>            :              pipe_config-&gt;base.adjusted_mode.crtc_clock, dotclock);
<a name="12920"><span class="lineNum">   12920 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   12921 </span>            : 
<span class="lineNum">   12922 </span><span class="lineNoCov">          0 : static void update_scanline_offset(struct intel_crtc *crtc)</span>
<span class="lineNum">   12923 </span>            : {
<span class="lineNum">   12924 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   12925 </span>            : 
<span class="lineNum">   12926 </span>            :         /*
<span class="lineNum">   12927 </span>            :          * The scanline counter increments at the leading edge of hsync.
<span class="lineNum">   12928 </span>            :          *
<span class="lineNum">   12929 </span>            :          * On most platforms it starts counting from vtotal-1 on the
<span class="lineNum">   12930 </span>            :          * first active line. That means the scanline counter value is
<span class="lineNum">   12931 </span>            :          * always one less than what we would expect. Ie. just after
<span class="lineNum">   12932 </span>            :          * start of vblank, which also occurs at start of hsync (on the
<span class="lineNum">   12933 </span>            :          * last active line), the scanline counter will read vblank_start-1.
<span class="lineNum">   12934 </span>            :          *
<span class="lineNum">   12935 </span>            :          * On gen2 the scanline counter starts counting from 1 instead
<span class="lineNum">   12936 </span>            :          * of vtotal-1, so we have to subtract one (or rather add vtotal-1
<span class="lineNum">   12937 </span>            :          * to keep the value positive), instead of adding one.
<span class="lineNum">   12938 </span>            :          *
<span class="lineNum">   12939 </span>            :          * On HSW+ the behaviour of the scanline counter depends on the output
<span class="lineNum">   12940 </span>            :          * type. For DP ports it behaves like most other platforms, but on HDMI
<span class="lineNum">   12941 </span>            :          * there's an extra 1 line difference. So we need to add two instead of
<span class="lineNum">   12942 </span>            :          * one to the value.
<span class="lineNum">   12943 </span>            :          */
<span class="lineNum">   12944 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev)) {</span>
<span class="lineNum">   12945 </span><span class="lineNoCov">          0 :                 const struct drm_display_mode *adjusted_mode = &amp;crtc-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">   12946 </span>            :                 int vtotal;
<span class="lineNum">   12947 </span>            : 
<span class="lineNum">   12948 </span><span class="lineNoCov">          0 :                 vtotal = adjusted_mode-&gt;crtc_vtotal;</span>
<span class="lineNum">   12949 </span><span class="lineNoCov">          0 :                 if (adjusted_mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">   12950 </span><span class="lineNoCov">          0 :                         vtotal /= 2;</span>
<span class="lineNum">   12951 </span>            : 
<span class="lineNum">   12952 </span><span class="lineNoCov">          0 :                 crtc-&gt;scanline_offset = vtotal - 1;</span>
<span class="lineNum">   12953 </span><span class="lineNoCov">          0 :         } else if (HAS_DDI(dev) &amp;&amp;</span>
<span class="lineNum">   12954 </span><span class="lineNoCov">          0 :                    intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) {</span>
<span class="lineNum">   12955 </span><span class="lineNoCov">          0 :                 crtc-&gt;scanline_offset = 2;</span>
<span class="lineNum">   12956 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">   12957 </span><span class="lineNoCov">          0 :                 crtc-&gt;scanline_offset = 1;</span>
<a name="12958"><span class="lineNum">   12958 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   12959 </span>            : 
<span class="lineNum">   12960 </span><span class="lineNoCov">          0 : static void intel_modeset_clear_plls(struct drm_atomic_state *state)</span>
<span class="lineNum">   12961 </span>            : {
<span class="lineNum">   12962 </span><span class="lineNoCov">          0 :         struct drm_device *dev = state-&gt;dev;</span>
<span class="lineNum">   12963 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">   12964 </span>            :         struct intel_shared_dpll_config *shared_dpll = NULL;
<span class="lineNum">   12965 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">   12966 </span>            :         struct intel_crtc_state *intel_crtc_state;
<span class="lineNum">   12967 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   12968 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">   12969 </span>            :         int i;
<span class="lineNum">   12970 </span>            : 
<span class="lineNum">   12971 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;display.crtc_compute_clock)</span>
<span class="lineNum">   12972 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   12973 </span>            : 
<span class="lineNum">   12974 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(state, crtc, crtc_state, i) {</span>
<span class="lineNum">   12975 </span>            :                 int dpll;
<span class="lineNum">   12976 </span>            : 
<span class="lineNum">   12977 </span><span class="lineNoCov">          0 :                 intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   12978 </span><span class="lineNoCov">          0 :                 intel_crtc_state = to_intel_crtc_state(crtc_state);</span>
<span class="lineNum">   12979 </span><span class="lineNoCov">          0 :                 dpll = intel_crtc_state-&gt;shared_dpll;</span>
<span class="lineNum">   12980 </span>            : 
<span class="lineNum">   12981 </span><span class="lineNoCov">          0 :                 if (!needs_modeset(crtc_state) || dpll == DPLL_ID_PRIVATE)</span>
<span class="lineNum">   12982 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   12983 </span>            : 
<span class="lineNum">   12984 </span><span class="lineNoCov">          0 :                 intel_crtc_state-&gt;shared_dpll = DPLL_ID_PRIVATE;</span>
<span class="lineNum">   12985 </span>            : 
<span class="lineNum">   12986 </span><span class="lineNoCov">          0 :                 if (!shared_dpll)</span>
<span class="lineNum">   12987 </span><span class="lineNoCov">          0 :                         shared_dpll = intel_atomic_get_shared_dpll_state(state);</span>
<span class="lineNum">   12988 </span>            : 
<span class="lineNum">   12989 </span><span class="lineNoCov">          0 :                 shared_dpll[dpll].crtc_mask &amp;= ~(1 &lt;&lt; intel_crtc-&gt;pipe);</span>
<span class="lineNum">   12990 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   12991 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   12992 </span>            : 
<span class="lineNum">   12993 </span>            : /*
<span class="lineNum">   12994 </span>            :  * This implements the workaround described in the &quot;notes&quot; section of the mode
<span class="lineNum">   12995 </span>            :  * set sequence documentation. When going from no pipes or single pipe to
<span class="lineNum">   12996 </span>            :  * multiple pipes, and planes are enabled after the pipe, we need to wait at
<a name="12997"><span class="lineNum">   12997 </span>            :  * least 2 vblanks on the first pipe before enabling planes on the second pipe.</a>
<span class="lineNum">   12998 </span>            :  */
<span class="lineNum">   12999 </span><span class="lineNoCov">          0 : static int haswell_mode_set_planes_workaround(struct drm_atomic_state *state)</span>
<span class="lineNum">   13000 </span>            : {
<span class="lineNum">   13001 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">   13002 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">   13003 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   13004 </span>            :         struct intel_crtc_state *first_crtc_state = NULL;
<span class="lineNum">   13005 </span>            :         struct intel_crtc_state *other_crtc_state = NULL;
<span class="lineNum">   13006 </span>            :         enum pipe first_pipe = INVALID_PIPE, enabled_pipe = INVALID_PIPE;
<span class="lineNum">   13007 </span>            :         int i;
<span class="lineNum">   13008 </span>            : 
<span class="lineNum">   13009 </span>            :         /* look at all crtc's that are going to be enabled in during modeset */
<span class="lineNum">   13010 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(state, crtc, crtc_state, i) {</span>
<span class="lineNum">   13011 </span><span class="lineNoCov">          0 :                 intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   13012 </span>            : 
<span class="lineNum">   13013 </span><span class="lineNoCov">          0 :                 if (!crtc_state-&gt;active || !needs_modeset(crtc_state))</span>
<span class="lineNum">   13014 </span>            :                         continue;
<span class="lineNum">   13015 </span>            : 
<span class="lineNum">   13016 </span><span class="lineNoCov">          0 :                 if (first_crtc_state) {</span>
<span class="lineNum">   13017 </span><span class="lineNoCov">          0 :                         other_crtc_state = to_intel_crtc_state(crtc_state);</span>
<span class="lineNum">   13018 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">   13019 </span>            :                 } else {
<span class="lineNum">   13020 </span><span class="lineNoCov">          0 :                         first_crtc_state = to_intel_crtc_state(crtc_state);</span>
<span class="lineNum">   13021 </span><span class="lineNoCov">          0 :                         first_pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   13022 </span>            :                 }
<span class="lineNum">   13023 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13024 </span>            : 
<span class="lineNum">   13025 </span>            :         /* No workaround needed? */
<span class="lineNum">   13026 </span><span class="lineNoCov">          0 :         if (!first_crtc_state)</span>
<span class="lineNum">   13027 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">   13028 </span>            : 
<span class="lineNum">   13029 </span>            :         /* w/a possibly needed, check how many crtc's are already enabled. */
<span class="lineNum">   13030 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(state-&gt;dev, intel_crtc) {</span>
<span class="lineNum">   13031 </span>            :                 struct intel_crtc_state *pipe_config;
<span class="lineNum">   13032 </span>            : 
<span class="lineNum">   13033 </span><span class="lineNoCov">          0 :                 pipe_config = intel_atomic_get_crtc_state(state, intel_crtc);</span>
<span class="lineNum">   13034 </span><span class="lineNoCov">          0 :                 if (IS_ERR(pipe_config))</span>
<span class="lineNum">   13035 </span><span class="lineNoCov">          0 :                         return PTR_ERR(pipe_config);</span>
<span class="lineNum">   13036 </span>            : 
<span class="lineNum">   13037 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;hsw_workaround_pipe = INVALID_PIPE;</span>
<span class="lineNum">   13038 </span>            : 
<span class="lineNum">   13039 </span><span class="lineNoCov">          0 :                 if (!pipe_config-&gt;base.active ||</span>
<span class="lineNum">   13040 </span><span class="lineNoCov">          0 :                     needs_modeset(&amp;pipe_config-&gt;base))</span>
<span class="lineNum">   13041 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   13042 </span>            : 
<span class="lineNum">   13043 </span>            :                 /* 2 or more enabled crtcs means no need for w/a */
<span class="lineNum">   13044 </span><span class="lineNoCov">          0 :                 if (enabled_pipe != INVALID_PIPE)</span>
<span class="lineNum">   13045 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">   13046 </span>            : 
<span class="lineNum">   13047 </span><span class="lineNoCov">          0 :                 enabled_pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">   13048 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13049 </span>            : 
<span class="lineNum">   13050 </span><span class="lineNoCov">          0 :         if (enabled_pipe != INVALID_PIPE)</span>
<span class="lineNum">   13051 </span><span class="lineNoCov">          0 :                 first_crtc_state-&gt;hsw_workaround_pipe = enabled_pipe;</span>
<span class="lineNum">   13052 </span><span class="lineNoCov">          0 :         else if (other_crtc_state)</span>
<span class="lineNum">   13053 </span><span class="lineNoCov">          0 :                 other_crtc_state-&gt;hsw_workaround_pipe = first_pipe;</span>
<span class="lineNum">   13054 </span>            : 
<span class="lineNum">   13055 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="13056"><span class="lineNum">   13056 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13057 </span>            : 
<span class="lineNum">   13058 </span><span class="lineNoCov">          0 : static int intel_modeset_all_pipes(struct drm_atomic_state *state)</span>
<span class="lineNum">   13059 </span>            : {
<span class="lineNum">   13060 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   13061 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">   13062 </span>            :         int ret = 0;
<span class="lineNum">   13063 </span>            : 
<span class="lineNum">   13064 </span>            :         /* add all active pipes to the state */
<span class="lineNum">   13065 </span><span class="lineNoCov">          0 :         for_each_crtc(state-&gt;dev, crtc) {</span>
<span class="lineNum">   13066 </span><span class="lineNoCov">          0 :                 crtc_state = drm_atomic_get_crtc_state(state, crtc);</span>
<span class="lineNum">   13067 </span><span class="lineNoCov">          0 :                 if (IS_ERR(crtc_state))</span>
<span class="lineNum">   13068 </span><span class="lineNoCov">          0 :                         return PTR_ERR(crtc_state);</span>
<span class="lineNum">   13069 </span>            : 
<span class="lineNum">   13070 </span><span class="lineNoCov">          0 :                 if (!crtc_state-&gt;active || needs_modeset(crtc_state))</span>
<span class="lineNum">   13071 </span>            :                         continue;
<span class="lineNum">   13072 </span>            : 
<span class="lineNum">   13073 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;mode_changed = true;</span>
<span class="lineNum">   13074 </span>            : 
<span class="lineNum">   13075 </span><span class="lineNoCov">          0 :                 ret = drm_atomic_add_affected_connectors(state, crtc);</span>
<span class="lineNum">   13076 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   13077 </span>            :                         break;
<span class="lineNum">   13078 </span>            : 
<span class="lineNum">   13079 </span><span class="lineNoCov">          0 :                 ret = drm_atomic_add_affected_planes(state, crtc);</span>
<span class="lineNum">   13080 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   13081 </span>            :                         break;
<span class="lineNum">   13082 </span>            :         }
<span class="lineNum">   13083 </span>            : 
<span class="lineNum">   13084 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="13085"><span class="lineNum">   13085 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13086 </span>            : 
<span class="lineNum">   13087 </span><span class="lineNoCov">          0 : static int intel_modeset_checks(struct drm_atomic_state *state)</span>
<span class="lineNum">   13088 </span>            : {
<span class="lineNum">   13089 </span><span class="lineNoCov">          0 :         struct drm_device *dev = state-&gt;dev;</span>
<span class="lineNum">   13090 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13091 </span>            :         int ret;
<span class="lineNum">   13092 </span>            : 
<span class="lineNum">   13093 </span><span class="lineNoCov">          0 :         if (!check_digital_port_conflicts(state)) {</span>
<span class="lineNum">   13094 </span>            :                 DRM_DEBUG_KMS(&quot;rejecting conflicting digital port configuration\n&quot;);
<span class="lineNum">   13095 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   13096 </span>            :         }
<span class="lineNum">   13097 </span>            : 
<span class="lineNum">   13098 </span>            :         /*
<span class="lineNum">   13099 </span>            :          * See if the config requires any additional preparation, e.g.
<span class="lineNum">   13100 </span>            :          * to adjust global state with pipes off.  We need to do this
<span class="lineNum">   13101 </span>            :          * here so we can get the modeset_pipe updated config for the new
<span class="lineNum">   13102 </span>            :          * mode set on this crtc.  For other crtcs we need to use the
<span class="lineNum">   13103 </span>            :          * adjusted_mode bits in the crtc directly.
<span class="lineNum">   13104 </span>            :          */
<span class="lineNum">   13105 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display.modeset_calc_cdclk) {</span>
<span class="lineNum">   13106 </span>            :                 unsigned int cdclk;
<span class="lineNum">   13107 </span>            : 
<span class="lineNum">   13108 </span><span class="lineNoCov">          0 :                 ret = dev_priv-&gt;display.modeset_calc_cdclk(state);</span>
<span class="lineNum">   13109 </span>            : 
<span class="lineNum">   13110 </span><span class="lineNoCov">          0 :                 cdclk = to_intel_atomic_state(state)-&gt;cdclk;</span>
<span class="lineNum">   13111 </span><span class="lineNoCov">          0 :                 if (!ret &amp;&amp; cdclk != dev_priv-&gt;cdclk_freq)</span>
<span class="lineNum">   13112 </span><span class="lineNoCov">          0 :                         ret = intel_modeset_all_pipes(state);</span>
<span class="lineNum">   13113 </span>            : 
<span class="lineNum">   13114 </span><span class="lineNoCov">          0 :                 if (ret &lt; 0)</span>
<span class="lineNum">   13115 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">   13116 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">   13117 </span><span class="lineNoCov">          0 :                 to_intel_atomic_state(state)-&gt;cdclk = dev_priv-&gt;cdclk_freq;</span>
<span class="lineNum">   13118 </span>            : 
<span class="lineNum">   13119 </span><span class="lineNoCov">          0 :         intel_modeset_clear_plls(state);</span>
<span class="lineNum">   13120 </span>            : 
<span class="lineNum">   13121 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev))</span>
<span class="lineNum">   13122 </span><span class="lineNoCov">          0 :                 return haswell_mode_set_planes_workaround(state);</span>
<span class="lineNum">   13123 </span>            : 
<span class="lineNum">   13124 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">   13125 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13126 </span>            : 
<span class="lineNum">   13127 </span>            : /**
<span class="lineNum">   13128 </span>            :  * intel_atomic_check - validate state object
<span class="lineNum">   13129 </span>            :  * @dev: drm device
<a name="13130"><span class="lineNum">   13130 </span>            :  * @state: state to validate</a>
<span class="lineNum">   13131 </span>            :  */
<span class="lineNum">   13132 </span><span class="lineNoCov">          0 : static int intel_atomic_check(struct drm_device *dev,</span>
<span class="lineNum">   13133 </span>            :                               struct drm_atomic_state *state)
<span class="lineNum">   13134 </span>            : {
<span class="lineNum">   13135 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   13136 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">   13137 </span>            :         int ret, i;
<span class="lineNum">   13138 </span>            :         bool any_ms = false;
<span class="lineNum">   13139 </span>            : 
<span class="lineNum">   13140 </span><span class="lineNoCov">          0 :         ret = drm_atomic_helper_check_modeset(dev, state);</span>
<span class="lineNum">   13141 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   13142 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   13143 </span>            : 
<span class="lineNum">   13144 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(state, crtc, crtc_state, i) {</span>
<span class="lineNum">   13145 </span>            :                 struct intel_crtc_state *pipe_config =
<span class="lineNum">   13146 </span><span class="lineNoCov">          0 :                         to_intel_crtc_state(crtc_state);</span>
<span class="lineNum">   13147 </span>            : 
<span class="lineNum">   13148 </span><span class="lineNoCov">          0 :                 memset(&amp;to_intel_crtc(crtc)-&gt;atomic, 0,</span>
<span class="lineNum">   13149 </span>            :                        sizeof(struct intel_crtc_atomic_commit));
<span class="lineNum">   13150 </span>            : 
<span class="lineNum">   13151 </span>            :                 /* Catch I915_MODE_FLAG_INHERITED */
<span class="lineNum">   13152 </span><span class="lineNoCov">          0 :                 if (crtc_state-&gt;mode.private_flags != crtc-&gt;state-&gt;mode.private_flags)</span>
<span class="lineNum">   13153 </span><span class="lineNoCov">          0 :                         crtc_state-&gt;mode_changed = true;</span>
<span class="lineNum">   13154 </span>            : 
<span class="lineNum">   13155 </span><span class="lineNoCov">          0 :                 if (!crtc_state-&gt;enable) {</span>
<span class="lineNum">   13156 </span><span class="lineNoCov">          0 :                         if (needs_modeset(crtc_state))</span>
<span class="lineNum">   13157 </span><span class="lineNoCov">          0 :                                 any_ms = true;</span>
<span class="lineNum">   13158 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   13159 </span>            :                 }
<span class="lineNum">   13160 </span>            : 
<span class="lineNum">   13161 </span><span class="lineNoCov">          0 :                 if (!needs_modeset(crtc_state))</span>
<span class="lineNum">   13162 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   13163 </span>            : 
<span class="lineNum">   13164 </span>            :                 /* FIXME: For only active_changed we shouldn't need to do any
<span class="lineNum">   13165 </span>            :                  * state recomputation at all. */
<span class="lineNum">   13166 </span>            : 
<span class="lineNum">   13167 </span><span class="lineNoCov">          0 :                 ret = drm_atomic_add_affected_connectors(state, crtc);</span>
<span class="lineNum">   13168 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   13169 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">   13170 </span>            : 
<span class="lineNum">   13171 </span><span class="lineNoCov">          0 :                 ret = intel_modeset_pipe_config(crtc, pipe_config);</span>
<span class="lineNum">   13172 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   13173 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">   13174 </span>            : 
<span class="lineNum">   13175 </span><span class="lineNoCov">          0 :                 if (i915.fastboot &amp;&amp;</span>
<span class="lineNum">   13176 </span><span class="lineNoCov">          0 :                     intel_pipe_config_compare(state-&gt;dev,</span>
<span class="lineNum">   13177 </span><span class="lineNoCov">          0 :                                         to_intel_crtc_state(crtc-&gt;state),</span>
<span class="lineNum">   13178 </span>            :                                         pipe_config, true)) {
<span class="lineNum">   13179 </span><span class="lineNoCov">          0 :                         crtc_state-&gt;mode_changed = false;</span>
<span class="lineNum">   13180 </span><span class="lineNoCov">          0 :                         to_intel_crtc_state(crtc_state)-&gt;update_pipe = true;</span>
<span class="lineNum">   13181 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   13182 </span>            : 
<span class="lineNum">   13183 </span><span class="lineNoCov">          0 :                 if (needs_modeset(crtc_state)) {</span>
<span class="lineNum">   13184 </span>            :                         any_ms = true;
<span class="lineNum">   13185 </span>            : 
<span class="lineNum">   13186 </span><span class="lineNoCov">          0 :                         ret = drm_atomic_add_affected_planes(state, crtc);</span>
<span class="lineNum">   13187 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">   13188 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">   13189 </span>            :                 }
<span class="lineNum">   13190 </span>            : 
<span class="lineNum">   13191 </span><span class="lineNoCov">          0 :                 intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config,</span>
<span class="lineNum">   13192 </span><span class="lineNoCov">          0 :                                        needs_modeset(crtc_state) ?</span>
<span class="lineNum">   13193 </span>            :                                        &quot;[modeset]&quot; : &quot;[fastset]&quot;);
<span class="lineNum">   13194 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13195 </span>            : 
<span class="lineNum">   13196 </span><span class="lineNoCov">          0 :         if (any_ms) {</span>
<span class="lineNum">   13197 </span><span class="lineNoCov">          0 :                 ret = intel_modeset_checks(state);</span>
<span class="lineNum">   13198 </span>            : 
<span class="lineNum">   13199 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   13200 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">   13201 </span>            :         } else
<span class="lineNum">   13202 </span><span class="lineNoCov">          0 :                 to_intel_atomic_state(state)-&gt;cdclk =</span>
<span class="lineNum">   13203 </span><span class="lineNoCov">          0 :                         to_i915(state-&gt;dev)-&gt;cdclk_freq;</span>
<span class="lineNum">   13204 </span>            : 
<span class="lineNum">   13205 </span><span class="lineNoCov">          0 :         return drm_atomic_helper_check_planes(state-&gt;dev, state);</span>
<span class="lineNum">   13206 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13207 </span>            : 
<span class="lineNum">   13208 </span>            : /**
<span class="lineNum">   13209 </span>            :  * intel_atomic_commit - commit validated state object
<span class="lineNum">   13210 </span>            :  * @dev: DRM device
<span class="lineNum">   13211 </span>            :  * @state: the top-level driver state object
<span class="lineNum">   13212 </span>            :  * @async: asynchronous commit
<span class="lineNum">   13213 </span>            :  *
<span class="lineNum">   13214 </span>            :  * This function commits a top-level state object that has been validated
<span class="lineNum">   13215 </span>            :  * with drm_atomic_helper_check().
<span class="lineNum">   13216 </span>            :  *
<span class="lineNum">   13217 </span>            :  * FIXME:  Atomic modeset support for i915 is not yet complete.  At the moment
<span class="lineNum">   13218 </span>            :  * we can only handle plane-related operations and do not yet support
<span class="lineNum">   13219 </span>            :  * asynchronous commit.
<span class="lineNum">   13220 </span>            :  *
<span class="lineNum">   13221 </span>            :  * RETURNS
<a name="13222"><span class="lineNum">   13222 </span>            :  * Zero for success or -errno.</a>
<span class="lineNum">   13223 </span>            :  */
<span class="lineNum">   13224 </span><span class="lineNoCov">          0 : static int intel_atomic_commit(struct drm_device *dev,</span>
<span class="lineNum">   13225 </span>            :                                struct drm_atomic_state *state,
<span class="lineNum">   13226 </span>            :                                bool async)
<span class="lineNum">   13227 </span>            : {
<span class="lineNum">   13228 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13229 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   13230 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">   13231 </span>            :         int ret = 0;
<span class="lineNum">   13232 </span>            :         int i;
<span class="lineNum">   13233 </span>            :         bool any_ms = false;
<span class="lineNum">   13234 </span>            : 
<span class="lineNum">   13235 </span><span class="lineNoCov">          0 :         if (async) {</span>
<span class="lineNum">   13236 </span>            :                 DRM_DEBUG_KMS(&quot;i915 does not yet support async commit\n&quot;);
<span class="lineNum">   13237 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   13238 </span>            :         }
<span class="lineNum">   13239 </span>            : 
<span class="lineNum">   13240 </span><span class="lineNoCov">          0 :         ret = drm_atomic_helper_prepare_planes(dev, state);</span>
<span class="lineNum">   13241 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   13242 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   13243 </span>            : 
<span class="lineNum">   13244 </span><span class="lineNoCov">          0 :         drm_atomic_helper_swap_state(dev, state);</span>
<span class="lineNum">   13245 </span>            : 
<span class="lineNum">   13246 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(state, crtc, crtc_state, i) {</span>
<span class="lineNum">   13247 </span><span class="lineNoCov">          0 :                 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   13248 </span>            : 
<span class="lineNum">   13249 </span><span class="lineNoCov">          0 :                 if (!needs_modeset(crtc-&gt;state))</span>
<span class="lineNum">   13250 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   13251 </span>            : 
<span class="lineNum">   13252 </span>            :                 any_ms = true;
<span class="lineNum">   13253 </span><span class="lineNoCov">          0 :                 intel_pre_plane_update(intel_crtc);</span>
<span class="lineNum">   13254 </span>            : 
<span class="lineNum">   13255 </span><span class="lineNoCov">          0 :                 if (crtc_state-&gt;active) {</span>
<span class="lineNum">   13256 </span><span class="lineNoCov">          0 :                         intel_crtc_disable_planes(crtc, crtc_state-&gt;plane_mask);</span>
<span class="lineNum">   13257 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.crtc_disable(crtc);</span>
<span class="lineNum">   13258 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;active = false;</span>
<span class="lineNum">   13259 </span><span class="lineNoCov">          0 :                         intel_disable_shared_dpll(intel_crtc);</span>
<span class="lineNum">   13260 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   13261 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13262 </span>            : 
<span class="lineNum">   13263 </span>            :         /* Only after disabling all output pipelines that will be changed can we
<span class="lineNum">   13264 </span>            :          * update the the output configuration. */
<span class="lineNum">   13265 </span><span class="lineNoCov">          0 :         intel_modeset_update_crtc_state(state);</span>
<span class="lineNum">   13266 </span>            : 
<span class="lineNum">   13267 </span><span class="lineNoCov">          0 :         if (any_ms) {</span>
<span class="lineNum">   13268 </span><span class="lineNoCov">          0 :                 intel_shared_dpll_commit(state);</span>
<span class="lineNum">   13269 </span>            : 
<span class="lineNum">   13270 </span><span class="lineNoCov">          0 :                 drm_atomic_helper_update_legacy_modeset_state(state-&gt;dev, state);</span>
<span class="lineNum">   13271 </span><span class="lineNoCov">          0 :                 modeset_update_crtc_power_domains(state);</span>
<span class="lineNum">   13272 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13273 </span>            : 
<span class="lineNum">   13274 </span>            :         /* Now enable the clocks, plane, pipe, and connectors that we set up. */
<span class="lineNum">   13275 </span><span class="lineNoCov">          0 :         for_each_crtc_in_state(state, crtc, crtc_state, i) {</span>
<span class="lineNum">   13276 </span><span class="lineNoCov">          0 :                 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   13277 </span><span class="lineNoCov">          0 :                 bool modeset = needs_modeset(crtc-&gt;state);</span>
<span class="lineNum">   13278 </span><span class="lineNoCov">          0 :                 bool update_pipe = !modeset &amp;&amp;</span>
<span class="lineNum">   13279 </span><span class="lineNoCov">          0 :                         to_intel_crtc_state(crtc-&gt;state)-&gt;update_pipe;</span>
<span class="lineNum">   13280 </span>            :                 unsigned long put_domains = 0;
<span class="lineNum">   13281 </span>            : 
<span class="lineNum">   13282 </span><span class="lineNoCov">          0 :                 if (modeset &amp;&amp; crtc-&gt;state-&gt;active) {</span>
<span class="lineNum">   13283 </span><span class="lineNoCov">          0 :                         update_scanline_offset(to_intel_crtc(crtc));</span>
<span class="lineNum">   13284 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.crtc_enable(crtc);</span>
<span class="lineNum">   13285 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   13286 </span>            : 
<span class="lineNum">   13287 </span><span class="lineNoCov">          0 :                 if (update_pipe) {</span>
<span class="lineNum">   13288 </span><span class="lineNoCov">          0 :                         put_domains = modeset_get_crtc_power_domains(crtc);</span>
<span class="lineNum">   13289 </span>            : 
<span class="lineNum">   13290 </span>            :                         /* make sure intel_modeset_check_state runs */
<span class="lineNum">   13291 </span>            :                         any_ms = true;
<span class="lineNum">   13292 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   13293 </span>            : 
<span class="lineNum">   13294 </span><span class="lineNoCov">          0 :                 if (!modeset)</span>
<span class="lineNum">   13295 </span><span class="lineNoCov">          0 :                         intel_pre_plane_update(intel_crtc);</span>
<span class="lineNum">   13296 </span>            : 
<span class="lineNum">   13297 </span><span class="lineNoCov">          0 :                 drm_atomic_helper_commit_planes_on_crtc(crtc_state);</span>
<span class="lineNum">   13298 </span>            : 
<span class="lineNum">   13299 </span><span class="lineNoCov">          0 :                 if (put_domains)</span>
<span class="lineNum">   13300 </span><span class="lineNoCov">          0 :                         modeset_put_power_domains(dev_priv, put_domains);</span>
<span class="lineNum">   13301 </span>            : 
<span class="lineNum">   13302 </span><span class="lineNoCov">          0 :                 intel_post_plane_update(intel_crtc);</span>
<span class="lineNum">   13303 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13304 </span>            : 
<span class="lineNum">   13305 </span>            :         /* FIXME: add subpixel order */
<span class="lineNum">   13306 </span>            : 
<span class="lineNum">   13307 </span><span class="lineNoCov">          0 :         drm_atomic_helper_wait_for_vblanks(dev, state);</span>
<span class="lineNum">   13308 </span><span class="lineNoCov">          0 :         drm_atomic_helper_cleanup_planes(dev, state);</span>
<span class="lineNum">   13309 </span>            : 
<span class="lineNum">   13310 </span><span class="lineNoCov">          0 :         if (any_ms)</span>
<span class="lineNum">   13311 </span><span class="lineNoCov">          0 :                 intel_modeset_check_state(dev, state);</span>
<span class="lineNum">   13312 </span>            : 
<span class="lineNum">   13313 </span><span class="lineNoCov">          0 :         drm_atomic_state_free(state);</span>
<span class="lineNum">   13314 </span>            : 
<span class="lineNum">   13315 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="13316"><span class="lineNum">   13316 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13317 </span>            : 
<span class="lineNum">   13318 </span><span class="lineNoCov">          0 : void intel_crtc_restore_mode(struct drm_crtc *crtc)</span>
<span class="lineNum">   13319 </span>            : {
<span class="lineNum">   13320 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   13321 </span>            :         struct drm_atomic_state *state;
<span class="lineNum">   13322 </span>            :         struct drm_crtc_state *crtc_state;
<span class="lineNum">   13323 </span>            :         int ret;
<span class="lineNum">   13324 </span>            : 
<span class="lineNum">   13325 </span><span class="lineNoCov">          0 :         state = drm_atomic_state_alloc(dev);</span>
<span class="lineNum">   13326 </span><span class="lineNoCov">          0 :         if (!state) {</span>
<span class="lineNum">   13327 </span>            :                 DRM_DEBUG_KMS(&quot;[CRTC:%d] crtc restore failed, out of memory&quot;,
<span class="lineNum">   13328 </span>            :                               crtc-&gt;base.id);
<span class="lineNum">   13329 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   13330 </span>            :         }
<span class="lineNum">   13331 </span>            : 
<span class="lineNum">   13332 </span><span class="lineNoCov">          0 :         state-&gt;acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc);</span>
<span class="lineNum">   13333 </span>            : 
<span class="lineNum">   13334 </span>            : retry:
<span class="lineNum">   13335 </span><span class="lineNoCov">          0 :         crtc_state = drm_atomic_get_crtc_state(state, crtc);</span>
<span class="lineNum">   13336 </span><span class="lineNoCov">          0 :         ret = PTR_ERR_OR_ZERO(crtc_state);</span>
<span class="lineNum">   13337 </span><span class="lineNoCov">          0 :         if (!ret) {</span>
<span class="lineNum">   13338 </span><span class="lineNoCov">          0 :                 if (!crtc_state-&gt;active)</span>
<span class="lineNum">   13339 </span>            :                         goto out;
<span class="lineNum">   13340 </span>            : 
<span class="lineNum">   13341 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;mode_changed = true;</span>
<span class="lineNum">   13342 </span><span class="lineNoCov">          0 :                 ret = drm_atomic_commit(state);</span>
<span class="lineNum">   13343 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13344 </span>            : 
<span class="lineNum">   13345 </span><span class="lineNoCov">          0 :         if (ret == -EDEADLK) {</span>
<span class="lineNum">   13346 </span><span class="lineNoCov">          0 :                 drm_atomic_state_clear(state);</span>
<span class="lineNum">   13347 </span><span class="lineNoCov">          0 :                 drm_modeset_backoff(state-&gt;acquire_ctx);</span>
<span class="lineNum">   13348 </span><span class="lineNoCov">          0 :                 goto retry;</span>
<span class="lineNum">   13349 </span>            :         }
<span class="lineNum">   13350 </span>            : 
<span class="lineNum">   13351 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   13352 </span>            : out:
<span class="lineNum">   13353 </span><span class="lineNoCov">          0 :                 drm_atomic_state_free(state);</span>
<span class="lineNum">   13354 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13355 </span>            : 
<span class="lineNum">   13356 </span>            : #undef for_each_intel_crtc_masked
<span class="lineNum">   13357 </span>            : 
<span class="lineNum">   13358 </span>            : static const struct drm_crtc_funcs intel_crtc_funcs = {
<span class="lineNum">   13359 </span>            :         .gamma_set = intel_crtc_gamma_set,
<span class="lineNum">   13360 </span>            :         .set_config = drm_atomic_helper_set_config,
<span class="lineNum">   13361 </span>            :         .destroy = intel_crtc_destroy,
<span class="lineNum">   13362 </span>            :         .page_flip = intel_crtc_page_flip,
<span class="lineNum">   13363 </span>            :         .atomic_duplicate_state = intel_crtc_duplicate_state,
<span class="lineNum">   13364 </span>            :         .atomic_destroy_state = intel_crtc_destroy_state,
<a name="13365"><span class="lineNum">   13365 </span>            : };</a>
<span class="lineNum">   13366 </span>            : 
<span class="lineNum">   13367 </span><span class="lineNoCov">          0 : static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">   13368 </span>            :                                       struct intel_shared_dpll *pll,
<span class="lineNum">   13369 </span>            :                                       struct intel_dpll_hw_state *hw_state)
<span class="lineNum">   13370 </span>            : {
<span class="lineNum">   13371 </span>            :         uint32_t val;
<span class="lineNum">   13372 </span>            : 
<span class="lineNum">   13373 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS))</span>
<span class="lineNum">   13374 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   13375 </span>            : 
<span class="lineNum">   13376 </span><span class="lineNoCov">          0 :         val = I915_READ(PCH_DPLL(pll-&gt;id));</span>
<span class="lineNum">   13377 </span><span class="lineNoCov">          0 :         hw_state-&gt;dpll = val;</span>
<span class="lineNum">   13378 </span><span class="lineNoCov">          0 :         hw_state-&gt;fp0 = I915_READ(PCH_FP0(pll-&gt;id));</span>
<span class="lineNum">   13379 </span><span class="lineNoCov">          0 :         hw_state-&gt;fp1 = I915_READ(PCH_FP1(pll-&gt;id));</span>
<span class="lineNum">   13380 </span>            : 
<span class="lineNum">   13381 </span><span class="lineNoCov">          0 :         return val &amp; DPLL_VCO_ENABLE;</span>
<a name="13382"><span class="lineNum">   13382 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13383 </span>            : 
<span class="lineNum">   13384 </span><span class="lineNoCov">          0 : static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">   13385 </span>            :                                   struct intel_shared_dpll *pll)
<span class="lineNum">   13386 </span>            : {
<span class="lineNum">   13387 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_FP0(pll-&gt;id), pll-&gt;config.hw_state.fp0);</span>
<span class="lineNum">   13388 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_FP1(pll-&gt;id), pll-&gt;config.hw_state.fp1);</span>
<a name="13389"><span class="lineNum">   13389 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13390 </span>            : 
<span class="lineNum">   13391 </span><span class="lineNoCov">          0 : static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">   13392 </span>            :                                 struct intel_shared_dpll *pll)
<span class="lineNum">   13393 </span>            : {
<span class="lineNum">   13394 </span>            :         /* PCH refclock must be enabled first */
<span class="lineNum">   13395 </span><span class="lineNoCov">          0 :         ibx_assert_pch_refclk_enabled(dev_priv);</span>
<span class="lineNum">   13396 </span>            : 
<span class="lineNum">   13397 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_DPLL(pll-&gt;id), pll-&gt;config.hw_state.dpll);</span>
<span class="lineNum">   13398 </span>            : 
<span class="lineNum">   13399 </span>            :         /* Wait for the clocks to stabilize. */
<span class="lineNum">   13400 </span><span class="lineNoCov">          0 :         POSTING_READ(PCH_DPLL(pll-&gt;id));</span>
<span class="lineNum">   13401 </span><span class="lineNoCov">          0 :         udelay(150);</span>
<span class="lineNum">   13402 </span>            : 
<span class="lineNum">   13403 </span>            :         /* The pixel multiplier can only be updated once the
<span class="lineNum">   13404 </span>            :          * DPLL is enabled and the clocks are stable.
<span class="lineNum">   13405 </span>            :          *
<span class="lineNum">   13406 </span>            :          * So write it again.
<span class="lineNum">   13407 </span>            :          */
<span class="lineNum">   13408 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_DPLL(pll-&gt;id), pll-&gt;config.hw_state.dpll);</span>
<span class="lineNum">   13409 </span><span class="lineNoCov">          0 :         POSTING_READ(PCH_DPLL(pll-&gt;id));</span>
<span class="lineNum">   13410 </span><span class="lineNoCov">          0 :         udelay(200);</span>
<a name="13411"><span class="lineNum">   13411 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13412 </span>            : 
<span class="lineNum">   13413 </span><span class="lineNoCov">          0 : static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">   13414 </span>            :                                  struct intel_shared_dpll *pll)
<span class="lineNum">   13415 </span>            : {
<span class="lineNum">   13416 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">   13417 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">   13418 </span>            : 
<span class="lineNum">   13419 </span>            :         /* Make sure no transcoder isn't still depending on us. */
<span class="lineNum">   13420 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   13421 </span><span class="lineNoCov">          0 :                 if (intel_crtc_to_shared_dpll(crtc) == pll)</span>
<span class="lineNum">   13422 </span><span class="lineNoCov">          0 :                         assert_pch_transcoder_disabled(dev_priv, crtc-&gt;pipe);</span>
<span class="lineNum">   13423 </span>            :         }
<span class="lineNum">   13424 </span>            : 
<span class="lineNum">   13425 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_DPLL(pll-&gt;id), 0);</span>
<span class="lineNum">   13426 </span><span class="lineNoCov">          0 :         POSTING_READ(PCH_DPLL(pll-&gt;id));</span>
<span class="lineNum">   13427 </span><span class="lineNoCov">          0 :         udelay(200);</span>
<span class="lineNum">   13428 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13429 </span>            : 
<span class="lineNum">   13430 </span>            : static char *ibx_pch_dpll_names[] = {
<span class="lineNum">   13431 </span>            :         &quot;PCH DPLL A&quot;,
<span class="lineNum">   13432 </span>            :         &quot;PCH DPLL B&quot;,
<a name="13433"><span class="lineNum">   13433 </span>            : };</a>
<span class="lineNum">   13434 </span>            : 
<span class="lineNum">   13435 </span><span class="lineNoCov">          0 : static void ibx_pch_dpll_init(struct drm_device *dev)</span>
<span class="lineNum">   13436 </span>            : {
<span class="lineNum">   13437 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13438 </span>            :         int i;
<span class="lineNum">   13439 </span>            : 
<span class="lineNum">   13440 </span><span class="lineNoCov">          0 :         dev_priv-&gt;num_shared_dpll = 2;</span>
<span class="lineNum">   13441 </span>            : 
<span class="lineNum">   13442 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">   13443 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].id = i;</span>
<span class="lineNum">   13444 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].name = ibx_pch_dpll_names[i];</span>
<span class="lineNum">   13445 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].mode_set = ibx_pch_dpll_mode_set;</span>
<span class="lineNum">   13446 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].enable = ibx_pch_dpll_enable;</span>
<span class="lineNum">   13447 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].disable = ibx_pch_dpll_disable;</span>
<span class="lineNum">   13448 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].get_hw_state =</span>
<span class="lineNum">   13449 </span>            :                         ibx_pch_dpll_get_hw_state;
<span class="lineNum">   13450 </span>            :         }
<a name="13451"><span class="lineNum">   13451 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13452 </span>            : 
<span class="lineNum">   13453 </span><span class="lineNoCov">          0 : static void intel_shared_dpll_init(struct drm_device *dev)</span>
<span class="lineNum">   13454 </span>            : {
<span class="lineNum">   13455 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13456 </span>            : 
<span class="lineNum">   13457 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev))</span>
<span class="lineNum">   13458 </span><span class="lineNoCov">          0 :                 intel_ddi_pll_init(dev);</span>
<span class="lineNum">   13459 </span><span class="lineNoCov">          0 :         else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))</span>
<span class="lineNum">   13460 </span><span class="lineNoCov">          0 :                 ibx_pch_dpll_init(dev);</span>
<span class="lineNum">   13461 </span>            :         else
<span class="lineNum">   13462 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;num_shared_dpll = 0;</span>
<span class="lineNum">   13463 </span>            : 
<span class="lineNum">   13464 </span><span class="lineNoCov">          0 :         BUG_ON(dev_priv-&gt;num_shared_dpll &gt; I915_NUM_PLLS);</span>
<span class="lineNum">   13465 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13466 </span>            : 
<span class="lineNum">   13467 </span>            : /**
<span class="lineNum">   13468 </span>            :  * intel_prepare_plane_fb - Prepare fb for usage on plane
<span class="lineNum">   13469 </span>            :  * @plane: drm plane to prepare for
<span class="lineNum">   13470 </span>            :  * @fb: framebuffer to prepare for presentation
<span class="lineNum">   13471 </span>            :  *
<span class="lineNum">   13472 </span>            :  * Prepares a framebuffer for usage on a display plane.  Generally this
<span class="lineNum">   13473 </span>            :  * involves pinning the underlying object and updating the frontbuffer tracking
<span class="lineNum">   13474 </span>            :  * bits.  Some older platforms need special physical address handling for
<span class="lineNum">   13475 </span>            :  * cursor planes.
<span class="lineNum">   13476 </span>            :  *
<span class="lineNum">   13477 </span>            :  * Returns 0 on success, negative error code on failure.
<a name="13478"><span class="lineNum">   13478 </span>            :  */</a>
<span class="lineNum">   13479 </span>            : int
<span class="lineNum">   13480 </span><span class="lineNoCov">          0 : intel_prepare_plane_fb(struct drm_plane *plane,</span>
<span class="lineNum">   13481 </span>            :                        const struct drm_plane_state *new_state)
<span class="lineNum">   13482 </span>            : {
<span class="lineNum">   13483 </span><span class="lineNoCov">          0 :         struct drm_device *dev = plane-&gt;dev;</span>
<span class="lineNum">   13484 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = new_state-&gt;fb;</span>
<span class="lineNum">   13485 </span><span class="lineNoCov">          0 :         struct intel_plane *intel_plane = to_intel_plane(plane);</span>
<span class="lineNum">   13486 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(fb);</span>
<span class="lineNum">   13487 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *old_obj = intel_fb_obj(plane-&gt;fb);</span>
<span class="lineNum">   13488 </span>            :         int ret = 0;
<span class="lineNum">   13489 </span>            : 
<span class="lineNum">   13490 </span><span class="lineNoCov">          0 :         if (!obj)</span>
<span class="lineNum">   13491 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">   13492 </span>            : 
<span class="lineNum">   13493 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   13494 </span>            : 
<span class="lineNum">   13495 </span><span class="lineNoCov">          0 :         if (plane-&gt;type == DRM_PLANE_TYPE_CURSOR &amp;&amp;</span>
<span class="lineNum">   13496 </span><span class="lineNoCov">          0 :             INTEL_INFO(dev)-&gt;cursor_needs_physical) {</span>
<span class="lineNum">   13497 </span><span class="lineNoCov">          0 :                 int align = IS_I830(dev) ? 16 * 1024 : 256;</span>
<span class="lineNum">   13498 </span><span class="lineNoCov">          0 :                 ret = i915_gem_object_attach_phys(obj, align);</span>
<span class="lineNum">   13499 </span>            :                 if (ret)
<span class="lineNum">   13500 </span>            :                         DRM_DEBUG_KMS(&quot;failed to attach phys object\n&quot;);
<span class="lineNum">   13501 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   13502 </span><span class="lineNoCov">          0 :                 ret = intel_pin_and_fence_fb_obj(plane, fb, new_state, NULL, NULL);</span>
<span class="lineNum">   13503 </span>            :         }
<span class="lineNum">   13504 </span>            : 
<span class="lineNum">   13505 </span><span class="lineNoCov">          0 :         if (ret == 0)</span>
<span class="lineNum">   13506 </span><span class="lineNoCov">          0 :                 i915_gem_track_fb(old_obj, obj, intel_plane-&gt;frontbuffer_bit);</span>
<span class="lineNum">   13507 </span>            : 
<span class="lineNum">   13508 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   13509 </span>            : 
<span class="lineNum">   13510 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">   13511 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13512 </span>            : 
<span class="lineNum">   13513 </span>            : /**
<span class="lineNum">   13514 </span>            :  * intel_cleanup_plane_fb - Cleans up an fb after plane use
<span class="lineNum">   13515 </span>            :  * @plane: drm plane to clean up for
<span class="lineNum">   13516 </span>            :  * @fb: old framebuffer that was on plane
<span class="lineNum">   13517 </span>            :  *
<span class="lineNum">   13518 </span>            :  * Cleans up a framebuffer that has just been removed from a plane.
<a name="13519"><span class="lineNum">   13519 </span>            :  */</a>
<span class="lineNum">   13520 </span>            : void
<span class="lineNum">   13521 </span><span class="lineNoCov">          0 : intel_cleanup_plane_fb(struct drm_plane *plane,</span>
<span class="lineNum">   13522 </span>            :                        const struct drm_plane_state *old_state)
<span class="lineNum">   13523 </span>            : {
<span class="lineNum">   13524 </span><span class="lineNoCov">          0 :         struct drm_device *dev = plane-&gt;dev;</span>
<span class="lineNum">   13525 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(old_state-&gt;fb);</span>
<span class="lineNum">   13526 </span>            : 
<span class="lineNum">   13527 </span><span class="lineNoCov">          0 :         if (!obj)</span>
<span class="lineNum">   13528 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   13529 </span>            : 
<span class="lineNum">   13530 </span><span class="lineNoCov">          0 :         if (plane-&gt;type != DRM_PLANE_TYPE_CURSOR ||</span>
<span class="lineNum">   13531 </span><span class="lineNoCov">          0 :             !INTEL_INFO(dev)-&gt;cursor_needs_physical) {</span>
<span class="lineNum">   13532 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   13533 </span><span class="lineNoCov">          0 :                 intel_unpin_fb_obj(old_state-&gt;fb, old_state);</span>
<span class="lineNum">   13534 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   13535 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13536 </span><span class="lineNoCov">          0 : }</span>
<a name="13537"><span class="lineNum">   13537 </span>            : </a>
<span class="lineNum">   13538 </span>            : int
<span class="lineNum">   13539 </span><span class="lineNoCov">          0 : skl_max_scale(struct intel_crtc *intel_crtc, struct intel_crtc_state *crtc_state)</span>
<span class="lineNum">   13540 </span>            : {
<span class="lineNum">   13541 </span>            :         int max_scale;
<span class="lineNum">   13542 </span>            :         struct drm_device *dev;
<span class="lineNum">   13543 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">   13544 </span>            :         int crtc_clock, cdclk;
<span class="lineNum">   13545 </span>            : 
<span class="lineNum">   13546 </span><span class="lineNoCov">          0 :         if (!intel_crtc || !crtc_state)</span>
<span class="lineNum">   13547 </span><span class="lineNoCov">          0 :                 return DRM_PLANE_HELPER_NO_SCALING;</span>
<span class="lineNum">   13548 </span>            : 
<span class="lineNum">   13549 </span><span class="lineNoCov">          0 :         dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">   13550 </span><span class="lineNoCov">          0 :         dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13551 </span><span class="lineNoCov">          0 :         crtc_clock = crtc_state-&gt;base.adjusted_mode.crtc_clock;</span>
<span class="lineNum">   13552 </span><span class="lineNoCov">          0 :         cdclk = to_intel_atomic_state(crtc_state-&gt;base.state)-&gt;cdclk;</span>
<span class="lineNum">   13553 </span>            : 
<span class="lineNum">   13554 </span><span class="lineNoCov">          0 :         if (!crtc_clock || !cdclk)</span>
<span class="lineNum">   13555 </span><span class="lineNoCov">          0 :                 return DRM_PLANE_HELPER_NO_SCALING;</span>
<span class="lineNum">   13556 </span>            : 
<span class="lineNum">   13557 </span>            :         /*
<span class="lineNum">   13558 </span>            :          * skl max scale is lower of:
<span class="lineNum">   13559 </span>            :          *    close to 3 but not 3, -1 is for that purpose
<span class="lineNum">   13560 </span>            :          *            or
<span class="lineNum">   13561 </span>            :          *    cdclk/crtc_clock
<span class="lineNum">   13562 </span>            :          */
<span class="lineNum">   13563 </span><span class="lineNoCov">          0 :         max_scale = min((1 &lt;&lt; 16) * 3 - 1, (1 &lt;&lt; 8) * ((cdclk &lt;&lt; 8) / crtc_clock));</span>
<span class="lineNum">   13564 </span>            : 
<span class="lineNum">   13565 </span><span class="lineNoCov">          0 :         return max_scale;</span>
<span class="lineNum">   13566 </span><span class="lineNoCov">          0 : }</span>
<a name="13567"><span class="lineNum">   13567 </span>            : </a>
<span class="lineNum">   13568 </span>            : static int
<span class="lineNum">   13569 </span><span class="lineNoCov">          0 : intel_check_primary_plane(struct drm_plane *plane,</span>
<span class="lineNum">   13570 </span>            :                           struct intel_crtc_state *crtc_state,
<span class="lineNum">   13571 </span>            :                           struct intel_plane_state *state)
<span class="lineNum">   13572 </span>            : {
<span class="lineNum">   13573 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = state-&gt;base.crtc;</span>
<span class="lineNum">   13574 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = state-&gt;base.fb;</span>
<span class="lineNum">   13575 </span>            :         int min_scale = DRM_PLANE_HELPER_NO_SCALING;
<span class="lineNum">   13576 </span>            :         int max_scale = DRM_PLANE_HELPER_NO_SCALING;
<span class="lineNum">   13577 </span>            :         bool can_position = false;
<span class="lineNum">   13578 </span>            : 
<span class="lineNum">   13579 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(plane-&gt;dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">   13580 </span>            :                 /* use scaler when colorkey is not required */
<span class="lineNum">   13581 </span><span class="lineNoCov">          0 :                 if (state-&gt;ckey.flags == I915_SET_COLORKEY_NONE) {</span>
<span class="lineNum">   13582 </span>            :                         min_scale = 1;
<span class="lineNum">   13583 </span><span class="lineNoCov">          0 :                         max_scale = skl_max_scale(to_intel_crtc(crtc), crtc_state);</span>
<span class="lineNum">   13584 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   13585 </span>            :                 can_position = true;
<span class="lineNum">   13586 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13587 </span>            : 
<span class="lineNum">   13588 </span><span class="lineNoCov">          0 :         return drm_plane_helper_check_update(plane, crtc, fb, &amp;state-&gt;src,</span>
<span class="lineNum">   13589 </span><span class="lineNoCov">          0 :                                              &amp;state-&gt;dst, &amp;state-&gt;clip,</span>
<span class="lineNum">   13590 </span>            :                                              min_scale, max_scale,
<span class="lineNum">   13591 </span><span class="lineNoCov">          0 :                                              can_position, true,</span>
<span class="lineNum">   13592 </span><span class="lineNoCov">          0 :                                              &amp;state-&gt;visible);</span>
<span class="lineNum">   13593 </span>            : }
<a name="13594"><span class="lineNum">   13594 </span>            : </a>
<span class="lineNum">   13595 </span>            : static void
<span class="lineNum">   13596 </span><span class="lineNoCov">          0 : intel_commit_primary_plane(struct drm_plane *plane,</span>
<span class="lineNum">   13597 </span>            :                            struct intel_plane_state *state)
<span class="lineNum">   13598 </span>            : {
<span class="lineNum">   13599 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = state-&gt;base.crtc;</span>
<span class="lineNum">   13600 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = state-&gt;base.fb;</span>
<span class="lineNum">   13601 </span><span class="lineNoCov">          0 :         struct drm_device *dev = plane-&gt;dev;</span>
<span class="lineNum">   13602 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13603 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">   13604 </span><span class="lineNoCov">          0 :         struct drm_rect *src = &amp;state-&gt;src;</span>
<span class="lineNum">   13605 </span>            : 
<span class="lineNum">   13606 </span><span class="lineNoCov">          0 :         crtc = crtc ? crtc : plane-&gt;crtc;</span>
<span class="lineNum">   13607 </span><span class="lineNoCov">          0 :         intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   13608 </span>            : 
<span class="lineNum">   13609 </span><span class="lineNoCov">          0 :         plane-&gt;fb = fb;</span>
<span class="lineNum">   13610 </span><span class="lineNoCov">          0 :         crtc-&gt;x = src-&gt;x1 &gt;&gt; 16;</span>
<span class="lineNum">   13611 </span><span class="lineNoCov">          0 :         crtc-&gt;y = src-&gt;y1 &gt;&gt; 16;</span>
<span class="lineNum">   13612 </span>            : 
<span class="lineNum">   13613 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;state-&gt;active)</span>
<span class="lineNum">   13614 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   13615 </span>            : 
<span class="lineNum">   13616 </span><span class="lineNoCov">          0 :         dev_priv-&gt;display.update_primary_plane(crtc, fb,</span>
<span class="lineNum">   13617 </span><span class="lineNoCov">          0 :                                                state-&gt;src.x1 &gt;&gt; 16,</span>
<span class="lineNum">   13618 </span><span class="lineNoCov">          0 :                                                state-&gt;src.y1 &gt;&gt; 16);</span>
<span class="lineNum">   13619 </span><span class="lineNoCov">          0 : }</span>
<a name="13620"><span class="lineNum">   13620 </span>            : </a>
<span class="lineNum">   13621 </span>            : static void
<span class="lineNum">   13622 </span><span class="lineNoCov">          0 : intel_disable_primary_plane(struct drm_plane *plane,</span>
<span class="lineNum">   13623 </span>            :                             struct drm_crtc *crtc)
<span class="lineNum">   13624 </span>            : {
<span class="lineNum">   13625 </span><span class="lineNoCov">          0 :         struct drm_device *dev = plane-&gt;dev;</span>
<span class="lineNum">   13626 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13627 </span>            : 
<span class="lineNum">   13628 </span><span class="lineNoCov">          0 :         dev_priv-&gt;display.update_primary_plane(crtc, NULL, 0, 0);</span>
<a name="13629"><span class="lineNum">   13629 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13630 </span>            : 
<span class="lineNum">   13631 </span><span class="lineNoCov">          0 : static void intel_begin_crtc_commit(struct drm_crtc *crtc,</span>
<span class="lineNum">   13632 </span>            :                                     struct drm_crtc_state *old_crtc_state)
<span class="lineNum">   13633 </span>            : {
<span class="lineNum">   13634 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">   13635 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   13636 </span>            :         struct intel_crtc_state *old_intel_state =
<span class="lineNum">   13637 </span><span class="lineNoCov">          0 :                 to_intel_crtc_state(old_crtc_state);</span>
<span class="lineNum">   13638 </span><span class="lineNoCov">          0 :         bool modeset = needs_modeset(crtc-&gt;state);</span>
<span class="lineNum">   13639 </span>            : 
<span class="lineNum">   13640 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;atomic.update_wm_pre)</span>
<span class="lineNum">   13641 </span><span class="lineNoCov">          0 :                 intel_update_watermarks(crtc);</span>
<span class="lineNum">   13642 </span>            : 
<span class="lineNum">   13643 </span>            :         /* Perform vblank evasion around commit operation */
<span class="lineNum">   13644 </span><span class="lineNoCov">          0 :         if (crtc-&gt;state-&gt;active)</span>
<span class="lineNum">   13645 </span><span class="lineNoCov">          0 :                 intel_pipe_update_start(intel_crtc);</span>
<span class="lineNum">   13646 </span>            : 
<span class="lineNum">   13647 </span><span class="lineNoCov">          0 :         if (modeset)</span>
<span class="lineNum">   13648 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   13649 </span>            : 
<span class="lineNum">   13650 </span><span class="lineNoCov">          0 :         if (to_intel_crtc_state(crtc-&gt;state)-&gt;update_pipe)</span>
<span class="lineNum">   13651 </span><span class="lineNoCov">          0 :                 intel_update_pipe_config(intel_crtc, old_intel_state);</span>
<span class="lineNum">   13652 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">   13653 </span><span class="lineNoCov">          0 :                 skl_detach_scalers(intel_crtc);</span>
<a name="13654"><span class="lineNum">   13654 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13655 </span>            : 
<span class="lineNum">   13656 </span><span class="lineNoCov">          0 : static void intel_finish_crtc_commit(struct drm_crtc *crtc,</span>
<span class="lineNum">   13657 </span>            :                                      struct drm_crtc_state *old_crtc_state)
<span class="lineNum">   13658 </span>            : {
<span class="lineNum">   13659 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   13660 </span>            : 
<span class="lineNum">   13661 </span><span class="lineNoCov">          0 :         if (crtc-&gt;state-&gt;active)</span>
<span class="lineNum">   13662 </span><span class="lineNoCov">          0 :                 intel_pipe_update_end(intel_crtc);</span>
<span class="lineNum">   13663 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13664 </span>            : 
<span class="lineNum">   13665 </span>            : /**
<span class="lineNum">   13666 </span>            :  * intel_plane_destroy - destroy a plane
<span class="lineNum">   13667 </span>            :  * @plane: plane to destroy
<span class="lineNum">   13668 </span>            :  *
<span class="lineNum">   13669 </span>            :  * Common destruction function for all types of planes (primary, cursor,
<a name="13670"><span class="lineNum">   13670 </span>            :  * sprite).</a>
<span class="lineNum">   13671 </span>            :  */
<span class="lineNum">   13672 </span><span class="lineNoCov">          0 : void intel_plane_destroy(struct drm_plane *plane)</span>
<span class="lineNum">   13673 </span>            : {
<span class="lineNum">   13674 </span><span class="lineNoCov">          0 :         struct intel_plane *intel_plane = to_intel_plane(plane);</span>
<span class="lineNum">   13675 </span><span class="lineNoCov">          0 :         drm_plane_cleanup(plane);</span>
<span class="lineNum">   13676 </span><span class="lineNoCov">          0 :         kfree(intel_plane);</span>
<span class="lineNum">   13677 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   13678 </span>            : 
<span class="lineNum">   13679 </span>            : const struct drm_plane_funcs intel_plane_funcs = {
<span class="lineNum">   13680 </span>            :         .update_plane = drm_atomic_helper_update_plane,
<span class="lineNum">   13681 </span>            :         .disable_plane = drm_atomic_helper_disable_plane,
<span class="lineNum">   13682 </span>            :         .destroy = intel_plane_destroy,
<span class="lineNum">   13683 </span>            :         .set_property = drm_atomic_helper_plane_set_property,
<span class="lineNum">   13684 </span>            :         .atomic_get_property = intel_plane_atomic_get_property,
<span class="lineNum">   13685 </span>            :         .atomic_set_property = intel_plane_atomic_set_property,
<span class="lineNum">   13686 </span>            :         .atomic_duplicate_state = intel_plane_duplicate_state,
<span class="lineNum">   13687 </span>            :         .atomic_destroy_state = intel_plane_destroy_state,
<span class="lineNum">   13688 </span>            : 
<a name="13689"><span class="lineNum">   13689 </span>            : };</a>
<span class="lineNum">   13690 </span>            : 
<span class="lineNum">   13691 </span><span class="lineNoCov">          0 : static struct drm_plane *intel_primary_plane_create(struct drm_device *dev,</span>
<span class="lineNum">   13692 </span>            :                                                     int pipe)
<span class="lineNum">   13693 </span>            : {
<span class="lineNum">   13694 </span>            :         struct intel_plane *primary;
<span class="lineNum">   13695 </span>            :         struct intel_plane_state *state;
<span class="lineNum">   13696 </span>            :         const uint32_t *intel_primary_formats;
<span class="lineNum">   13697 </span>            :         unsigned int num_formats;
<span class="lineNum">   13698 </span>            : 
<span class="lineNum">   13699 </span><span class="lineNoCov">          0 :         primary = kzalloc(sizeof(*primary), GFP_KERNEL);</span>
<span class="lineNum">   13700 </span><span class="lineNoCov">          0 :         if (primary == NULL)</span>
<span class="lineNum">   13701 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   13702 </span>            : 
<span class="lineNum">   13703 </span><span class="lineNoCov">          0 :         state = intel_create_plane_state(&amp;primary-&gt;base);</span>
<span class="lineNum">   13704 </span><span class="lineNoCov">          0 :         if (!state) {</span>
<span class="lineNum">   13705 </span><span class="lineNoCov">          0 :                 kfree(primary);</span>
<span class="lineNum">   13706 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   13707 </span>            :         }
<span class="lineNum">   13708 </span><span class="lineNoCov">          0 :         primary-&gt;base.state = &amp;state-&gt;base;</span>
<span class="lineNum">   13709 </span>            : 
<span class="lineNum">   13710 </span><span class="lineNoCov">          0 :         primary-&gt;can_scale = false;</span>
<span class="lineNum">   13711 </span><span class="lineNoCov">          0 :         primary-&gt;max_downscale = 1;</span>
<span class="lineNum">   13712 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">   13713 </span><span class="lineNoCov">          0 :                 primary-&gt;can_scale = true;</span>
<span class="lineNum">   13714 </span><span class="lineNoCov">          0 :                 state-&gt;scaler_id = -1;</span>
<span class="lineNum">   13715 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13716 </span><span class="lineNoCov">          0 :         primary-&gt;pipe = pipe;</span>
<span class="lineNum">   13717 </span><span class="lineNoCov">          0 :         primary-&gt;plane = pipe;</span>
<span class="lineNum">   13718 </span><span class="lineNoCov">          0 :         primary-&gt;frontbuffer_bit = INTEL_FRONTBUFFER_PRIMARY(pipe);</span>
<span class="lineNum">   13719 </span><span class="lineNoCov">          0 :         primary-&gt;check_plane = intel_check_primary_plane;</span>
<span class="lineNum">   13720 </span><span class="lineNoCov">          0 :         primary-&gt;commit_plane = intel_commit_primary_plane;</span>
<span class="lineNum">   13721 </span><span class="lineNoCov">          0 :         primary-&gt;disable_plane = intel_disable_primary_plane;</span>
<span class="lineNum">   13722 </span><span class="lineNoCov">          0 :         if (HAS_FBC(dev) &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 4)</span>
<span class="lineNum">   13723 </span><span class="lineNoCov">          0 :                 primary-&gt;plane = !pipe;</span>
<span class="lineNum">   13724 </span>            : 
<span class="lineNum">   13725 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">   13726 </span>            :                 intel_primary_formats = skl_primary_formats;
<span class="lineNum">   13727 </span>            :                 num_formats = ARRAY_SIZE(skl_primary_formats);
<span class="lineNum">   13728 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">   13729 </span>            :                 intel_primary_formats = i965_primary_formats;
<span class="lineNum">   13730 </span>            :                 num_formats = ARRAY_SIZE(i965_primary_formats);
<span class="lineNum">   13731 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   13732 </span>            :                 intel_primary_formats = i8xx_primary_formats;
<span class="lineNum">   13733 </span>            :                 num_formats = ARRAY_SIZE(i8xx_primary_formats);
<span class="lineNum">   13734 </span>            :         }
<span class="lineNum">   13735 </span>            : 
<span class="lineNum">   13736 </span><span class="lineNoCov">          0 :         drm_universal_plane_init(dev, &amp;primary-&gt;base, 0,</span>
<span class="lineNum">   13737 </span>            :                                  &amp;intel_plane_funcs,
<span class="lineNum">   13738 </span>            :                                  intel_primary_formats, num_formats,
<span class="lineNum">   13739 </span>            :                                  DRM_PLANE_TYPE_PRIMARY);
<span class="lineNum">   13740 </span>            : 
<span class="lineNum">   13741 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">   13742 </span><span class="lineNoCov">          0 :                 intel_create_rotation_property(dev, primary);</span>
<span class="lineNum">   13743 </span>            : 
<span class="lineNum">   13744 </span><span class="lineNoCov">          0 :         drm_plane_helper_add(&amp;primary-&gt;base, &amp;intel_plane_helper_funcs);</span>
<span class="lineNum">   13745 </span>            : 
<span class="lineNum">   13746 </span><span class="lineNoCov">          0 :         return &amp;primary-&gt;base;</span>
<a name="13747"><span class="lineNum">   13747 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13748 </span>            : 
<span class="lineNum">   13749 </span><span class="lineNoCov">          0 : void intel_create_rotation_property(struct drm_device *dev, struct intel_plane *plane)</span>
<span class="lineNum">   13750 </span>            : {
<span class="lineNum">   13751 </span><span class="lineNoCov">          0 :         if (!dev-&gt;mode_config.rotation_property) {</span>
<span class="lineNum">   13752 </span>            :                 unsigned long flags = BIT(DRM_ROTATE_0) |
<span class="lineNum">   13753 </span>            :                         BIT(DRM_ROTATE_180);
<span class="lineNum">   13754 </span>            : 
<span class="lineNum">   13755 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">   13756 </span><span class="lineNoCov">          0 :                         flags |= BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270);</span>
<span class="lineNum">   13757 </span>            : 
<span class="lineNum">   13758 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.rotation_property =</span>
<span class="lineNum">   13759 </span><span class="lineNoCov">          0 :                         drm_mode_create_rotation_property(dev, flags);</span>
<span class="lineNum">   13760 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13761 </span><span class="lineNoCov">          0 :         if (dev-&gt;mode_config.rotation_property)</span>
<span class="lineNum">   13762 </span><span class="lineNoCov">          0 :                 drm_object_attach_property(&amp;plane-&gt;base.base,</span>
<span class="lineNum">   13763 </span>            :                                 dev-&gt;mode_config.rotation_property,
<span class="lineNum">   13764 </span><span class="lineNoCov">          0 :                                 plane-&gt;base.state-&gt;rotation);</span>
<span class="lineNum">   13765 </span><span class="lineNoCov">          0 : }</span>
<a name="13766"><span class="lineNum">   13766 </span>            : </a>
<span class="lineNum">   13767 </span>            : static int
<span class="lineNum">   13768 </span><span class="lineNoCov">          0 : intel_check_cursor_plane(struct drm_plane *plane,</span>
<span class="lineNum">   13769 </span>            :                          struct intel_crtc_state *crtc_state,
<span class="lineNum">   13770 </span>            :                          struct intel_plane_state *state)
<span class="lineNum">   13771 </span>            : {
<span class="lineNum">   13772 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = crtc_state-&gt;base.crtc;</span>
<span class="lineNum">   13773 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = state-&gt;base.fb;</span>
<span class="lineNum">   13774 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(fb);</span>
<span class="lineNum">   13775 </span><span class="lineNoCov">          0 :         enum pipe pipe = to_intel_plane(plane)-&gt;pipe;</span>
<span class="lineNum">   13776 </span>            :         unsigned stride;
<span class="lineNum">   13777 </span>            :         int ret;
<span class="lineNum">   13778 </span>            : 
<span class="lineNum">   13779 </span><span class="lineNoCov">          0 :         ret = drm_plane_helper_check_update(plane, crtc, fb, &amp;state-&gt;src,</span>
<span class="lineNum">   13780 </span><span class="lineNoCov">          0 :                                             &amp;state-&gt;dst, &amp;state-&gt;clip,</span>
<span class="lineNum">   13781 </span>            :                                             DRM_PLANE_HELPER_NO_SCALING,
<span class="lineNum">   13782 </span>            :                                             DRM_PLANE_HELPER_NO_SCALING,
<span class="lineNum">   13783 </span><span class="lineNoCov">          0 :                                             true, true, &amp;state-&gt;visible);</span>
<span class="lineNum">   13784 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   13785 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   13786 </span>            : 
<span class="lineNum">   13787 </span>            :         /* if we want to turn off the cursor ignore width and height */
<span class="lineNum">   13788 </span><span class="lineNoCov">          0 :         if (!obj)</span>
<span class="lineNum">   13789 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">   13790 </span>            : 
<span class="lineNum">   13791 </span>            :         /* Check for which cursor types we support */
<span class="lineNum">   13792 </span><span class="lineNoCov">          0 :         if (!cursor_size_ok(plane-&gt;dev, state-&gt;base.crtc_w, state-&gt;base.crtc_h)) {</span>
<span class="lineNum">   13793 </span>            :                 DRM_DEBUG(&quot;Cursor dimension %dx%d not supported\n&quot;,
<span class="lineNum">   13794 </span>            :                           state-&gt;base.crtc_w, state-&gt;base.crtc_h);
<span class="lineNum">   13795 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   13796 </span>            :         }
<span class="lineNum">   13797 </span>            : 
<span class="lineNum">   13798 </span><span class="lineNoCov">          0 :         stride = roundup_pow_of_two(state-&gt;base.crtc_w) * 4;</span>
<span class="lineNum">   13799 </span><span class="lineNoCov">          0 :         if (obj-&gt;base.size &lt; stride * state-&gt;base.crtc_h) {</span>
<span class="lineNum">   13800 </span>            :                 DRM_DEBUG_KMS(&quot;buffer is too small\n&quot;);
<span class="lineNum">   13801 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">   13802 </span>            :         }
<span class="lineNum">   13803 </span>            : 
<span class="lineNum">   13804 </span><span class="lineNoCov">          0 :         if (fb-&gt;modifier[0] != DRM_FORMAT_MOD_NONE) {</span>
<span class="lineNum">   13805 </span>            :                 DRM_DEBUG_KMS(&quot;cursor cannot be tiled\n&quot;);
<span class="lineNum">   13806 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   13807 </span>            :         }
<span class="lineNum">   13808 </span>            : 
<span class="lineNum">   13809 </span>            :         /*
<span class="lineNum">   13810 </span>            :          * There's something wrong with the cursor on CHV pipe C.
<span class="lineNum">   13811 </span>            :          * If it straddles the left edge of the screen then
<span class="lineNum">   13812 </span>            :          * moving it away from the edge or disabling it often
<span class="lineNum">   13813 </span>            :          * results in a pipe underrun, and often that can lead to
<span class="lineNum">   13814 </span>            :          * dead pipe (constant underrun reported, and it scans
<span class="lineNum">   13815 </span>            :          * out just a solid color). To recover from that, the
<span class="lineNum">   13816 </span>            :          * display power well must be turned off and on again.
<span class="lineNum">   13817 </span>            :          * Refuse the put the cursor into that compromised position.
<span class="lineNum">   13818 </span>            :          */
<span class="lineNum">   13819 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(plane-&gt;dev) &amp;&amp; pipe == PIPE_C &amp;&amp;</span>
<span class="lineNum">   13820 </span><span class="lineNoCov">          0 :             state-&gt;visible &amp;&amp; state-&gt;base.crtc_x &lt; 0) {</span>
<span class="lineNum">   13821 </span>            :                 DRM_DEBUG_KMS(&quot;CHV cursor C not allowed to straddle the left screen edge\n&quot;);
<span class="lineNum">   13822 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   13823 </span>            :         }
<span class="lineNum">   13824 </span>            : 
<span class="lineNum">   13825 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">   13826 </span><span class="lineNoCov">          0 : }</span>
<a name="13827"><span class="lineNum">   13827 </span>            : </a>
<span class="lineNum">   13828 </span>            : static void
<span class="lineNum">   13829 </span><span class="lineNoCov">          0 : intel_disable_cursor_plane(struct drm_plane *plane,</span>
<span class="lineNum">   13830 </span>            :                            struct drm_crtc *crtc)
<span class="lineNum">   13831 </span>            : {
<span class="lineNum">   13832 </span><span class="lineNoCov">          0 :         intel_crtc_update_cursor(crtc, false);</span>
<span class="lineNum">   13833 </span><span class="lineNoCov">          0 : }</span>
<a name="13834"><span class="lineNum">   13834 </span>            : </a>
<span class="lineNum">   13835 </span>            : static void
<span class="lineNum">   13836 </span><span class="lineNoCov">          0 : intel_commit_cursor_plane(struct drm_plane *plane,</span>
<span class="lineNum">   13837 </span>            :                           struct intel_plane_state *state)
<span class="lineNum">   13838 </span>            : {
<span class="lineNum">   13839 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = state-&gt;base.crtc;</span>
<span class="lineNum">   13840 </span><span class="lineNoCov">          0 :         struct drm_device *dev = plane-&gt;dev;</span>
<span class="lineNum">   13841 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">   13842 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb_obj(state-&gt;base.fb);</span>
<span class="lineNum">   13843 </span>            :         uint32_t addr;
<span class="lineNum">   13844 </span>            : 
<span class="lineNum">   13845 </span><span class="lineNoCov">          0 :         crtc = crtc ? crtc : plane-&gt;crtc;</span>
<span class="lineNum">   13846 </span><span class="lineNoCov">          0 :         intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">   13847 </span>            : 
<span class="lineNum">   13848 </span><span class="lineNoCov">          0 :         if (!obj)</span>
<span class="lineNum">   13849 </span><span class="lineNoCov">          0 :                 addr = 0;</span>
<span class="lineNum">   13850 </span><span class="lineNoCov">          0 :         else if (!INTEL_INFO(dev)-&gt;cursor_needs_physical)</span>
<span class="lineNum">   13851 </span><span class="lineNoCov">          0 :                 addr = i915_gem_obj_ggtt_offset(obj);</span>
<span class="lineNum">   13852 </span>            :         else
<span class="lineNum">   13853 </span><span class="lineNoCov">          0 :                 addr = obj-&gt;phys_handle-&gt;busaddr;</span>
<span class="lineNum">   13854 </span>            : 
<span class="lineNum">   13855 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;cursor_addr = addr;</span>
<span class="lineNum">   13856 </span>            : 
<span class="lineNum">   13857 </span><span class="lineNoCov">          0 :         if (crtc-&gt;state-&gt;active)</span>
<span class="lineNum">   13858 </span><span class="lineNoCov">          0 :                 intel_crtc_update_cursor(crtc, state-&gt;visible);</span>
<a name="13859"><span class="lineNum">   13859 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13860 </span>            : 
<span class="lineNum">   13861 </span><span class="lineNoCov">          0 : static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev,</span>
<span class="lineNum">   13862 </span>            :                                                    int pipe)
<span class="lineNum">   13863 </span>            : {
<span class="lineNum">   13864 </span>            :         struct intel_plane *cursor;
<span class="lineNum">   13865 </span>            :         struct intel_plane_state *state;
<span class="lineNum">   13866 </span>            : 
<span class="lineNum">   13867 </span><span class="lineNoCov">          0 :         cursor = kzalloc(sizeof(*cursor), GFP_KERNEL);</span>
<span class="lineNum">   13868 </span><span class="lineNoCov">          0 :         if (cursor == NULL)</span>
<span class="lineNum">   13869 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   13870 </span>            : 
<span class="lineNum">   13871 </span><span class="lineNoCov">          0 :         state = intel_create_plane_state(&amp;cursor-&gt;base);</span>
<span class="lineNum">   13872 </span><span class="lineNoCov">          0 :         if (!state) {</span>
<span class="lineNum">   13873 </span><span class="lineNoCov">          0 :                 kfree(cursor);</span>
<span class="lineNum">   13874 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   13875 </span>            :         }
<span class="lineNum">   13876 </span><span class="lineNoCov">          0 :         cursor-&gt;base.state = &amp;state-&gt;base;</span>
<span class="lineNum">   13877 </span>            : 
<span class="lineNum">   13878 </span><span class="lineNoCov">          0 :         cursor-&gt;can_scale = false;</span>
<span class="lineNum">   13879 </span><span class="lineNoCov">          0 :         cursor-&gt;max_downscale = 1;</span>
<span class="lineNum">   13880 </span><span class="lineNoCov">          0 :         cursor-&gt;pipe = pipe;</span>
<span class="lineNum">   13881 </span><span class="lineNoCov">          0 :         cursor-&gt;plane = pipe;</span>
<span class="lineNum">   13882 </span><span class="lineNoCov">          0 :         cursor-&gt;frontbuffer_bit = INTEL_FRONTBUFFER_CURSOR(pipe);</span>
<span class="lineNum">   13883 </span><span class="lineNoCov">          0 :         cursor-&gt;check_plane = intel_check_cursor_plane;</span>
<span class="lineNum">   13884 </span><span class="lineNoCov">          0 :         cursor-&gt;commit_plane = intel_commit_cursor_plane;</span>
<span class="lineNum">   13885 </span><span class="lineNoCov">          0 :         cursor-&gt;disable_plane = intel_disable_cursor_plane;</span>
<span class="lineNum">   13886 </span>            : 
<span class="lineNum">   13887 </span><span class="lineNoCov">          0 :         drm_universal_plane_init(dev, &amp;cursor-&gt;base, 0,</span>
<span class="lineNum">   13888 </span>            :                                  &amp;intel_plane_funcs,
<span class="lineNum">   13889 </span>            :                                  intel_cursor_formats,
<span class="lineNum">   13890 </span>            :                                  ARRAY_SIZE(intel_cursor_formats),
<span class="lineNum">   13891 </span>            :                                  DRM_PLANE_TYPE_CURSOR);
<span class="lineNum">   13892 </span>            : 
<span class="lineNum">   13893 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">   13894 </span><span class="lineNoCov">          0 :                 if (!dev-&gt;mode_config.rotation_property)</span>
<span class="lineNum">   13895 </span><span class="lineNoCov">          0 :                         dev-&gt;mode_config.rotation_property =</span>
<span class="lineNum">   13896 </span><span class="lineNoCov">          0 :                                 drm_mode_create_rotation_property(dev,</span>
<span class="lineNum">   13897 </span>            :                                                         BIT(DRM_ROTATE_0) |
<span class="lineNum">   13898 </span>            :                                                         BIT(DRM_ROTATE_180));
<span class="lineNum">   13899 </span><span class="lineNoCov">          0 :                 if (dev-&gt;mode_config.rotation_property)</span>
<span class="lineNum">   13900 </span><span class="lineNoCov">          0 :                         drm_object_attach_property(&amp;cursor-&gt;base.base,</span>
<span class="lineNum">   13901 </span>            :                                 dev-&gt;mode_config.rotation_property,
<span class="lineNum">   13902 </span><span class="lineNoCov">          0 :                                 state-&gt;base.rotation);</span>
<span class="lineNum">   13903 </span>            :         }
<span class="lineNum">   13904 </span>            : 
<span class="lineNum">   13905 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;=9)</span>
<span class="lineNum">   13906 </span><span class="lineNoCov">          0 :                 state-&gt;scaler_id = -1;</span>
<span class="lineNum">   13907 </span>            : 
<span class="lineNum">   13908 </span><span class="lineNoCov">          0 :         drm_plane_helper_add(&amp;cursor-&gt;base, &amp;intel_plane_helper_funcs);</span>
<span class="lineNum">   13909 </span>            : 
<span class="lineNum">   13910 </span><span class="lineNoCov">          0 :         return &amp;cursor-&gt;base;</span>
<a name="13911"><span class="lineNum">   13911 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13912 </span>            : 
<span class="lineNum">   13913 </span><span class="lineNoCov">          0 : static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc,</span>
<span class="lineNum">   13914 </span>            :         struct intel_crtc_state *crtc_state)
<span class="lineNum">   13915 </span>            : {
<span class="lineNum">   13916 </span>            :         int i;
<span class="lineNum">   13917 </span>            :         struct intel_scaler *intel_scaler;
<span class="lineNum">   13918 </span><span class="lineNoCov">          0 :         struct intel_crtc_scaler_state *scaler_state = &amp;crtc_state-&gt;scaler_state;</span>
<span class="lineNum">   13919 </span>            : 
<span class="lineNum">   13920 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; intel_crtc-&gt;num_scalers; i++) {</span>
<span class="lineNum">   13921 </span><span class="lineNoCov">          0 :                 intel_scaler = &amp;scaler_state-&gt;scalers[i];</span>
<span class="lineNum">   13922 </span><span class="lineNoCov">          0 :                 intel_scaler-&gt;in_use = 0;</span>
<span class="lineNum">   13923 </span><span class="lineNoCov">          0 :                 intel_scaler-&gt;mode = PS_SCALER_MODE_DYN;</span>
<span class="lineNum">   13924 </span>            :         }
<span class="lineNum">   13925 </span>            : 
<span class="lineNum">   13926 </span><span class="lineNoCov">          0 :         scaler_state-&gt;scaler_id = -1;</span>
<a name="13927"><span class="lineNum">   13927 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   13928 </span>            : 
<span class="lineNum">   13929 </span><span class="lineNoCov">          0 : static void intel_crtc_init(struct drm_device *dev, int pipe)</span>
<span class="lineNum">   13930 </span>            : {
<span class="lineNum">   13931 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   13932 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">   13933 </span>            :         struct intel_crtc_state *crtc_state = NULL;
<span class="lineNum">   13934 </span>            :         struct drm_plane *primary = NULL;
<span class="lineNum">   13935 </span>            :         struct drm_plane *cursor = NULL;
<span class="lineNum">   13936 </span>            :         int i, ret;
<span class="lineNum">   13937 </span>            : 
<span class="lineNum">   13938 </span><span class="lineNoCov">          0 :         intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL);</span>
<span class="lineNum">   13939 </span><span class="lineNoCov">          0 :         if (intel_crtc == NULL)</span>
<span class="lineNum">   13940 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   13941 </span>            : 
<span class="lineNum">   13942 </span><span class="lineNoCov">          0 :         crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL);</span>
<span class="lineNum">   13943 </span><span class="lineNoCov">          0 :         if (!crtc_state)</span>
<span class="lineNum">   13944 </span>            :                 goto fail;
<span class="lineNum">   13945 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;config = crtc_state;</span>
<span class="lineNum">   13946 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;base.state = &amp;crtc_state-&gt;base;</span>
<span class="lineNum">   13947 </span><span class="lineNoCov">          0 :         crtc_state-&gt;base.crtc = &amp;intel_crtc-&gt;base;</span>
<span class="lineNum">   13948 </span>            : 
<span class="lineNum">   13949 </span>            :         /* initialize shared scalers */
<span class="lineNum">   13950 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">   13951 </span><span class="lineNoCov">          0 :                 if (pipe == PIPE_C)</span>
<span class="lineNum">   13952 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;num_scalers = 1;</span>
<span class="lineNum">   13953 </span>            :                 else
<span class="lineNum">   13954 </span><span class="lineNoCov">          0 :                         intel_crtc-&gt;num_scalers = SKL_NUM_SCALERS;</span>
<span class="lineNum">   13955 </span>            : 
<span class="lineNum">   13956 </span><span class="lineNoCov">          0 :                 skl_init_scalers(dev, intel_crtc, crtc_state);</span>
<span class="lineNum">   13957 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13958 </span>            : 
<span class="lineNum">   13959 </span><span class="lineNoCov">          0 :         primary = intel_primary_plane_create(dev, pipe);</span>
<span class="lineNum">   13960 </span><span class="lineNoCov">          0 :         if (!primary)</span>
<span class="lineNum">   13961 </span>            :                 goto fail;
<span class="lineNum">   13962 </span>            : 
<span class="lineNum">   13963 </span><span class="lineNoCov">          0 :         cursor = intel_cursor_plane_create(dev, pipe);</span>
<span class="lineNum">   13964 </span><span class="lineNoCov">          0 :         if (!cursor)</span>
<span class="lineNum">   13965 </span>            :                 goto fail;
<span class="lineNum">   13966 </span>            : 
<span class="lineNum">   13967 </span><span class="lineNoCov">          0 :         ret = drm_crtc_init_with_planes(dev, &amp;intel_crtc-&gt;base, primary,</span>
<span class="lineNum">   13968 </span>            :                                         cursor, &amp;intel_crtc_funcs);
<span class="lineNum">   13969 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">   13970 </span>            :                 goto fail;
<span class="lineNum">   13971 </span>            : 
<span class="lineNum">   13972 </span><span class="lineNoCov">          0 :         drm_mode_crtc_set_gamma_size(&amp;intel_crtc-&gt;base, 256);</span>
<span class="lineNum">   13973 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 256; i++) {</span>
<span class="lineNum">   13974 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;lut_r[i] = i;</span>
<span class="lineNum">   13975 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;lut_g[i] = i;</span>
<span class="lineNum">   13976 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;lut_b[i] = i;</span>
<span class="lineNum">   13977 </span>            :         }
<span class="lineNum">   13978 </span>            : 
<span class="lineNum">   13979 </span>            :         /*
<span class="lineNum">   13980 </span>            :          * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port
<span class="lineNum">   13981 </span>            :          * is hooked to pipe B. Hence we want plane A feeding pipe B.
<span class="lineNum">   13982 </span>            :          */
<span class="lineNum">   13983 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;pipe = pipe;</span>
<span class="lineNum">   13984 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;plane = pipe;</span>
<span class="lineNum">   13985 </span><span class="lineNoCov">          0 :         if (HAS_FBC(dev) &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 4) {</span>
<span class="lineNum">   13986 </span>            :                 DRM_DEBUG_KMS(&quot;swapping pipes &amp; planes for FBC\n&quot;);
<span class="lineNum">   13987 </span><span class="lineNoCov">          0 :                 intel_crtc-&gt;plane = !pipe;</span>
<span class="lineNum">   13988 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   13989 </span>            : 
<span class="lineNum">   13990 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;cursor_base = ~0;</span>
<span class="lineNum">   13991 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;cursor_cntl = ~0;</span>
<span class="lineNum">   13992 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;cursor_size = ~0;</span>
<span class="lineNum">   13993 </span>            : 
<span class="lineNum">   13994 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;wm.cxsr_allowed = true;</span>
<span class="lineNum">   13995 </span>            : 
<span class="lineNum">   13996 </span><span class="lineNoCov">          0 :         BUG_ON(pipe &gt;= ARRAY_SIZE(dev_priv-&gt;plane_to_crtc_mapping) ||</span>
<span class="lineNum">   13997 </span>            :                dev_priv-&gt;plane_to_crtc_mapping[intel_crtc-&gt;plane] != NULL);
<span class="lineNum">   13998 </span><span class="lineNoCov">          0 :         dev_priv-&gt;plane_to_crtc_mapping[intel_crtc-&gt;plane] = &amp;intel_crtc-&gt;base;</span>
<span class="lineNum">   13999 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pipe_to_crtc_mapping[intel_crtc-&gt;pipe] = &amp;intel_crtc-&gt;base;</span>
<span class="lineNum">   14000 </span>            : 
<span class="lineNum">   14001 </span><span class="lineNoCov">          0 :         drm_crtc_helper_add(&amp;intel_crtc-&gt;base, &amp;intel_helper_funcs);</span>
<span class="lineNum">   14002 </span>            : 
<span class="lineNum">   14003 </span><span class="lineNoCov">          0 :         WARN_ON(drm_crtc_index(&amp;intel_crtc-&gt;base) != intel_crtc-&gt;pipe);</span>
<span class="lineNum">   14004 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">   14005 </span>            : 
<span class="lineNum">   14006 </span>            : fail:
<span class="lineNum">   14007 </span><span class="lineNoCov">          0 :         if (primary)</span>
<span class="lineNum">   14008 </span><span class="lineNoCov">          0 :                 drm_plane_cleanup(primary);</span>
<span class="lineNum">   14009 </span><span class="lineNoCov">          0 :         if (cursor)</span>
<span class="lineNum">   14010 </span><span class="lineNoCov">          0 :                 drm_plane_cleanup(cursor);</span>
<span class="lineNum">   14011 </span><span class="lineNoCov">          0 :         kfree(crtc_state);</span>
<span class="lineNum">   14012 </span><span class="lineNoCov">          0 :         kfree(intel_crtc);</span>
<a name="14013"><span class="lineNum">   14013 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14014 </span>            : 
<span class="lineNum">   14015 </span><span class="lineNoCov">          0 : enum pipe intel_get_pipe_from_connector(struct intel_connector *connector)</span>
<span class="lineNum">   14016 </span>            : {
<span class="lineNum">   14017 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = connector-&gt;base.encoder;</span>
<span class="lineNum">   14018 </span><span class="lineNoCov">          0 :         struct drm_device *dev = connector-&gt;base.dev;</span>
<span class="lineNum">   14019 </span>            : 
<span class="lineNum">   14020 </span><span class="lineNoCov">          0 :         WARN_ON(!drm_modeset_is_locked(&amp;dev-&gt;mode_config.connection_mutex));</span>
<span class="lineNum">   14021 </span>            : 
<span class="lineNum">   14022 </span><span class="lineNoCov">          0 :         if (!encoder || WARN_ON(!encoder-&gt;crtc))</span>
<span class="lineNum">   14023 </span><span class="lineNoCov">          0 :                 return INVALID_PIPE;</span>
<span class="lineNum">   14024 </span>            : 
<span class="lineNum">   14025 </span><span class="lineNoCov">          0 :         return to_intel_crtc(encoder-&gt;crtc)-&gt;pipe;</span>
<a name="14026"><span class="lineNum">   14026 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14027 </span>            : 
<span class="lineNum">   14028 </span><span class="lineNoCov">          0 : int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,</span>
<span class="lineNum">   14029 </span>            :                                 struct drm_file *file)
<span class="lineNum">   14030 </span>            : {
<span class="lineNum">   14031 </span><span class="lineNoCov">          0 :         struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;</span>
<span class="lineNum">   14032 </span>            :         struct drm_crtc *drmmode_crtc;
<span class="lineNum">   14033 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">   14034 </span>            : 
<span class="lineNum">   14035 </span><span class="lineNoCov">          0 :         drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id-&gt;crtc_id);</span>
<span class="lineNum">   14036 </span>            : 
<span class="lineNum">   14037 </span><span class="lineNoCov">          0 :         if (!drmmode_crtc) {</span>
<span class="lineNum">   14038 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;no such CRTC id\n&quot;);</span>
<span class="lineNum">   14039 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span>
<span class="lineNum">   14040 </span>            :         }
<span class="lineNum">   14041 </span>            : 
<span class="lineNum">   14042 </span><span class="lineNoCov">          0 :         crtc = to_intel_crtc(drmmode_crtc);</span>
<span class="lineNum">   14043 </span><span class="lineNoCov">          0 :         pipe_from_crtc_id-&gt;pipe = crtc-&gt;pipe;</span>
<span class="lineNum">   14044 </span>            : 
<span class="lineNum">   14045 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="14046"><span class="lineNum">   14046 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14047 </span>            : 
<span class="lineNum">   14048 </span><span class="lineNoCov">          0 : static int intel_encoder_clones(struct intel_encoder *encoder)</span>
<span class="lineNum">   14049 </span>            : {
<span class="lineNum">   14050 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">   14051 </span>            :         struct intel_encoder *source_encoder;
<span class="lineNum">   14052 </span>            :         int index_mask = 0;
<span class="lineNum">   14053 </span>            :         int entry = 0;
<span class="lineNum">   14054 </span>            : 
<span class="lineNum">   14055 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, source_encoder) {</span>
<span class="lineNum">   14056 </span><span class="lineNoCov">          0 :                 if (encoders_cloneable(encoder, source_encoder))</span>
<span class="lineNum">   14057 </span><span class="lineNoCov">          0 :                         index_mask |= (1 &lt;&lt; entry);</span>
<span class="lineNum">   14058 </span>            : 
<span class="lineNum">   14059 </span><span class="lineNoCov">          0 :                 entry++;</span>
<span class="lineNum">   14060 </span>            :         }
<span class="lineNum">   14061 </span>            : 
<span class="lineNum">   14062 </span><span class="lineNoCov">          0 :         return index_mask;</span>
<a name="14063"><span class="lineNum">   14063 </span>            : }</a>
<span class="lineNum">   14064 </span>            : 
<span class="lineNum">   14065 </span><span class="lineNoCov">          0 : static bool has_edp_a(struct drm_device *dev)</span>
<span class="lineNum">   14066 </span>            : {
<span class="lineNum">   14067 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14068 </span>            : 
<span class="lineNum">   14069 </span><span class="lineNoCov">          0 :         if (!IS_MOBILE(dev))</span>
<span class="lineNum">   14070 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   14071 </span>            : 
<span class="lineNum">   14072 </span><span class="lineNoCov">          0 :         if ((I915_READ(DP_A) &amp; DP_DETECTED) == 0)</span>
<span class="lineNum">   14073 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   14074 </span>            : 
<span class="lineNum">   14075 </span><span class="lineNoCov">          0 :         if (IS_GEN5(dev) &amp;&amp; (I915_READ(FUSE_STRAP) &amp; ILK_eDP_A_DISABLE))</span>
<span class="lineNum">   14076 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   14077 </span>            : 
<span class="lineNum">   14078 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="14079"><span class="lineNum">   14079 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14080 </span>            : 
<span class="lineNum">   14081 </span><span class="lineNoCov">          0 : static bool intel_crt_present(struct drm_device *dev)</span>
<span class="lineNum">   14082 </span>            : {
<span class="lineNum">   14083 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14084 </span>            : 
<span class="lineNum">   14085 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">   14086 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   14087 </span>            : 
<span class="lineNum">   14088 </span><span class="lineNoCov">          0 :         if (IS_HSW_ULT(dev) || IS_BDW_ULT(dev))</span>
<span class="lineNum">   14089 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   14090 </span>            : 
<span class="lineNum">   14091 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">   14092 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   14093 </span>            : 
<span class="lineNum">   14094 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev) &amp;&amp; !dev_priv-&gt;vbt.int_crt_support)</span>
<span class="lineNum">   14095 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   14096 </span>            : 
<span class="lineNum">   14097 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="14098"><span class="lineNum">   14098 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14099 </span>            : 
<span class="lineNum">   14100 </span><span class="lineNoCov">          0 : static void intel_setup_outputs(struct drm_device *dev)</span>
<span class="lineNum">   14101 </span>            : {
<span class="lineNum">   14102 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14103 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   14104 </span>            :         bool dpd_is_edp = false;
<span class="lineNum">   14105 </span>            : 
<span class="lineNum">   14106 </span><span class="lineNoCov">          0 :         intel_lvds_init(dev);</span>
<span class="lineNum">   14107 </span>            : 
<span class="lineNum">   14108 </span><span class="lineNoCov">          0 :         if (intel_crt_present(dev))</span>
<span class="lineNum">   14109 </span><span class="lineNoCov">          0 :                 intel_crt_init(dev);</span>
<span class="lineNum">   14110 </span>            : 
<span class="lineNum">   14111 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev)) {</span>
<span class="lineNum">   14112 </span>            :                 /*
<span class="lineNum">   14113 </span>            :                  * FIXME: Broxton doesn't support port detection via the
<span class="lineNum">   14114 </span>            :                  * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to
<span class="lineNum">   14115 </span>            :                  * detect the ports.
<span class="lineNum">   14116 </span>            :                  */
<span class="lineNum">   14117 </span><span class="lineNoCov">          0 :                 intel_ddi_init(dev, PORT_A);</span>
<span class="lineNum">   14118 </span><span class="lineNoCov">          0 :                 intel_ddi_init(dev, PORT_B);</span>
<span class="lineNum">   14119 </span><span class="lineNoCov">          0 :                 intel_ddi_init(dev, PORT_C);</span>
<span class="lineNum">   14120 </span><span class="lineNoCov">          0 :         } else if (HAS_DDI(dev)) {</span>
<span class="lineNum">   14121 </span>            :                 int found;
<span class="lineNum">   14122 </span>            : 
<span class="lineNum">   14123 </span>            :                 /*
<span class="lineNum">   14124 </span>            :                  * Haswell uses DDI functions to detect digital outputs.
<span class="lineNum">   14125 </span>            :                  * On SKL pre-D0 the strap isn't connected, so we assume
<span class="lineNum">   14126 </span>            :                  * it's there.
<span class="lineNum">   14127 </span>            :                  */
<span class="lineNum">   14128 </span><span class="lineNoCov">          0 :                 found = I915_READ(DDI_BUF_CTL(PORT_A)) &amp; DDI_INIT_DISPLAY_DETECTED;</span>
<span class="lineNum">   14129 </span>            :                 /* WaIgnoreDDIAStrap: skl */
<span class="lineNum">   14130 </span><span class="lineNoCov">          0 :                 if (found || IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">   14131 </span><span class="lineNoCov">          0 :                         intel_ddi_init(dev, PORT_A);</span>
<span class="lineNum">   14132 </span>            : 
<span class="lineNum">   14133 </span>            :                 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
<span class="lineNum">   14134 </span>            :                  * register */
<span class="lineNum">   14135 </span><span class="lineNoCov">          0 :                 found = I915_READ(SFUSE_STRAP);</span>
<span class="lineNum">   14136 </span>            : 
<span class="lineNum">   14137 </span><span class="lineNoCov">          0 :                 if (found &amp; SFUSE_STRAP_DDIB_DETECTED)</span>
<span class="lineNum">   14138 </span><span class="lineNoCov">          0 :                         intel_ddi_init(dev, PORT_B);</span>
<span class="lineNum">   14139 </span><span class="lineNoCov">          0 :                 if (found &amp; SFUSE_STRAP_DDIC_DETECTED)</span>
<span class="lineNum">   14140 </span><span class="lineNoCov">          0 :                         intel_ddi_init(dev, PORT_C);</span>
<span class="lineNum">   14141 </span><span class="lineNoCov">          0 :                 if (found &amp; SFUSE_STRAP_DDID_DETECTED)</span>
<span class="lineNum">   14142 </span><span class="lineNoCov">          0 :                         intel_ddi_init(dev, PORT_D);</span>
<span class="lineNum">   14143 </span>            :                 /*
<span class="lineNum">   14144 </span>            :                  * On SKL we don't have a way to detect DDI-E so we rely on VBT.
<span class="lineNum">   14145 </span>            :                  */
<span class="lineNum">   14146 </span><span class="lineNoCov">          0 :                 if ((IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) &amp;&amp;</span>
<span class="lineNum">   14147 </span><span class="lineNoCov">          0 :                     (dev_priv-&gt;vbt.ddi_port_info[PORT_E].supports_dp ||</span>
<span class="lineNum">   14148 </span><span class="lineNoCov">          0 :                      dev_priv-&gt;vbt.ddi_port_info[PORT_E].supports_dvi ||</span>
<span class="lineNum">   14149 </span><span class="lineNoCov">          0 :                      dev_priv-&gt;vbt.ddi_port_info[PORT_E].supports_hdmi))</span>
<span class="lineNum">   14150 </span><span class="lineNoCov">          0 :                         intel_ddi_init(dev, PORT_E);</span>
<span class="lineNum">   14151 </span>            : 
<span class="lineNum">   14152 </span><span class="lineNoCov">          0 :         } else if (HAS_PCH_SPLIT(dev)) {</span>
<span class="lineNum">   14153 </span>            :                 int found;
<span class="lineNum">   14154 </span><span class="lineNoCov">          0 :                 dpd_is_edp = intel_dp_is_edp(dev, PORT_D);</span>
<span class="lineNum">   14155 </span>            : 
<span class="lineNum">   14156 </span><span class="lineNoCov">          0 :                 if (has_edp_a(dev))</span>
<span class="lineNum">   14157 </span><span class="lineNoCov">          0 :                         intel_dp_init(dev, DP_A, PORT_A);</span>
<span class="lineNum">   14158 </span>            : 
<span class="lineNum">   14159 </span><span class="lineNoCov">          0 :                 if (I915_READ(PCH_HDMIB) &amp; SDVO_DETECTED) {</span>
<span class="lineNum">   14160 </span>            :                         /* PCH SDVOB multiplex with HDMIB */
<span class="lineNum">   14161 </span><span class="lineNoCov">          0 :                         found = intel_sdvo_init(dev, PCH_SDVOB, true);</span>
<span class="lineNum">   14162 </span><span class="lineNoCov">          0 :                         if (!found)</span>
<span class="lineNum">   14163 </span><span class="lineNoCov">          0 :                                 intel_hdmi_init(dev, PCH_HDMIB, PORT_B);</span>
<span class="lineNum">   14164 </span><span class="lineNoCov">          0 :                         if (!found &amp;&amp; (I915_READ(PCH_DP_B) &amp; DP_DETECTED))</span>
<span class="lineNum">   14165 </span><span class="lineNoCov">          0 :                                 intel_dp_init(dev, PCH_DP_B, PORT_B);</span>
<span class="lineNum">   14166 </span>            :                 }
<span class="lineNum">   14167 </span>            : 
<span class="lineNum">   14168 </span><span class="lineNoCov">          0 :                 if (I915_READ(PCH_HDMIC) &amp; SDVO_DETECTED)</span>
<span class="lineNum">   14169 </span><span class="lineNoCov">          0 :                         intel_hdmi_init(dev, PCH_HDMIC, PORT_C);</span>
<span class="lineNum">   14170 </span>            : 
<span class="lineNum">   14171 </span><span class="lineNoCov">          0 :                 if (!dpd_is_edp &amp;&amp; I915_READ(PCH_HDMID) &amp; SDVO_DETECTED)</span>
<span class="lineNum">   14172 </span><span class="lineNoCov">          0 :                         intel_hdmi_init(dev, PCH_HDMID, PORT_D);</span>
<span class="lineNum">   14173 </span>            : 
<span class="lineNum">   14174 </span><span class="lineNoCov">          0 :                 if (I915_READ(PCH_DP_C) &amp; DP_DETECTED)</span>
<span class="lineNum">   14175 </span><span class="lineNoCov">          0 :                         intel_dp_init(dev, PCH_DP_C, PORT_C);</span>
<span class="lineNum">   14176 </span>            : 
<span class="lineNum">   14177 </span><span class="lineNoCov">          0 :                 if (I915_READ(PCH_DP_D) &amp; DP_DETECTED)</span>
<span class="lineNum">   14178 </span><span class="lineNoCov">          0 :                         intel_dp_init(dev, PCH_DP_D, PORT_D);</span>
<span class="lineNum">   14179 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">   14180 </span>            :                 bool has_edp, has_port;
<span class="lineNum">   14181 </span>            : 
<span class="lineNum">   14182 </span>            :                 /*
<span class="lineNum">   14183 </span>            :                  * The DP_DETECTED bit is the latched state of the DDC
<span class="lineNum">   14184 </span>            :                  * SDA pin at boot. However since eDP doesn't require DDC
<span class="lineNum">   14185 </span>            :                  * (no way to plug in a DP-&gt;HDMI dongle) the DDC pins for
<span class="lineNum">   14186 </span>            :                  * eDP ports may have been muxed to an alternate function.
<span class="lineNum">   14187 </span>            :                  * Thus we can't rely on the DP_DETECTED bit alone to detect
<span class="lineNum">   14188 </span>            :                  * eDP ports. Consult the VBT as well as DP_DETECTED to
<span class="lineNum">   14189 </span>            :                  * detect eDP ports.
<span class="lineNum">   14190 </span>            :                  *
<span class="lineNum">   14191 </span>            :                  * Sadly the straps seem to be missing sometimes even for HDMI
<span class="lineNum">   14192 </span>            :                  * ports (eg. on Voyo V3 - CHT x7-Z8700), so check both strap
<span class="lineNum">   14193 </span>            :                  * and VBT for the presence of the port. Additionally we can't
<span class="lineNum">   14194 </span>            :                  * trust the port type the VBT declares as we've seen at least
<span class="lineNum">   14195 </span>            :                  * HDMI ports that the VBT claim are DP or eDP.
<span class="lineNum">   14196 </span>            :                  */
<span class="lineNum">   14197 </span><span class="lineNoCov">          0 :                 has_edp = intel_dp_is_edp(dev, PORT_B);</span>
<span class="lineNum">   14198 </span><span class="lineNoCov">          0 :                 has_port = intel_bios_is_port_present(dev_priv, PORT_B);</span>
<span class="lineNum">   14199 </span><span class="lineNoCov">          0 :                 if (I915_READ(VLV_DP_B) &amp; DP_DETECTED || has_port)</span>
<span class="lineNum">   14200 </span><span class="lineNoCov">          0 :                         has_edp &amp;= intel_dp_init(dev, VLV_DP_B, PORT_B);</span>
<span class="lineNum">   14201 </span><span class="lineNoCov">          0 :                 if ((I915_READ(VLV_HDMIB) &amp; SDVO_DETECTED || has_port) &amp;&amp; !has_edp)</span>
<span class="lineNum">   14202 </span><span class="lineNoCov">          0 :                         intel_hdmi_init(dev, VLV_HDMIB, PORT_B);</span>
<span class="lineNum">   14203 </span>            : 
<span class="lineNum">   14204 </span><span class="lineNoCov">          0 :                 has_edp = intel_dp_is_edp(dev, PORT_C);</span>
<span class="lineNum">   14205 </span><span class="lineNoCov">          0 :                 has_port = intel_bios_is_port_present(dev_priv, PORT_C);</span>
<span class="lineNum">   14206 </span><span class="lineNoCov">          0 :                 if (I915_READ(VLV_DP_C) &amp; DP_DETECTED || has_port)</span>
<span class="lineNum">   14207 </span><span class="lineNoCov">          0 :                         has_edp &amp;= intel_dp_init(dev, VLV_DP_C, PORT_C);</span>
<span class="lineNum">   14208 </span><span class="lineNoCov">          0 :                 if ((I915_READ(VLV_HDMIC) &amp; SDVO_DETECTED || has_port) &amp;&amp; !has_edp)</span>
<span class="lineNum">   14209 </span><span class="lineNoCov">          0 :                         intel_hdmi_init(dev, VLV_HDMIC, PORT_C);</span>
<span class="lineNum">   14210 </span>            : 
<span class="lineNum">   14211 </span><span class="lineNoCov">          0 :                 if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">   14212 </span>            :                         /*
<span class="lineNum">   14213 </span>            :                          * eDP not supported on port D,
<span class="lineNum">   14214 </span>            :                          * so no need to worry about it
<span class="lineNum">   14215 </span>            :                          */
<span class="lineNum">   14216 </span><span class="lineNoCov">          0 :                         has_port = intel_bios_is_port_present(dev_priv, PORT_D);</span>
<span class="lineNum">   14217 </span><span class="lineNoCov">          0 :                         if (I915_READ(CHV_DP_D) &amp; DP_DETECTED || has_port)</span>
<span class="lineNum">   14218 </span><span class="lineNoCov">          0 :                                 intel_dp_init(dev, CHV_DP_D, PORT_D);</span>
<span class="lineNum">   14219 </span><span class="lineNoCov">          0 :                         if (I915_READ(CHV_HDMID) &amp; SDVO_DETECTED || has_port)</span>
<span class="lineNum">   14220 </span><span class="lineNoCov">          0 :                                 intel_hdmi_init(dev, CHV_HDMID, PORT_D);</span>
<span class="lineNum">   14221 </span>            :                 }
<span class="lineNum">   14222 </span>            : 
<span class="lineNum">   14223 </span><span class="lineNoCov">          0 :                 intel_dsi_init(dev);</span>
<span class="lineNum">   14224 </span><span class="lineNoCov">          0 :         } else if (!IS_GEN2(dev) &amp;&amp; !IS_PINEVIEW(dev)) {</span>
<span class="lineNum">   14225 </span>            :                 bool found = false;
<span class="lineNum">   14226 </span>            : 
<span class="lineNum">   14227 </span><span class="lineNoCov">          0 :                 if (I915_READ(GEN3_SDVOB) &amp; SDVO_DETECTED) {</span>
<span class="lineNum">   14228 </span>            :                         DRM_DEBUG_KMS(&quot;probing SDVOB\n&quot;);
<span class="lineNum">   14229 </span><span class="lineNoCov">          0 :                         found = intel_sdvo_init(dev, GEN3_SDVOB, true);</span>
<span class="lineNum">   14230 </span><span class="lineNoCov">          0 :                         if (!found &amp;&amp; IS_G4X(dev)) {</span>
<span class="lineNum">   14231 </span>            :                                 DRM_DEBUG_KMS(&quot;probing HDMI on SDVOB\n&quot;);
<span class="lineNum">   14232 </span><span class="lineNoCov">          0 :                                 intel_hdmi_init(dev, GEN4_HDMIB, PORT_B);</span>
<span class="lineNum">   14233 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">   14234 </span>            : 
<span class="lineNum">   14235 </span><span class="lineNoCov">          0 :                         if (!found &amp;&amp; IS_G4X(dev))</span>
<span class="lineNum">   14236 </span><span class="lineNoCov">          0 :                                 intel_dp_init(dev, DP_B, PORT_B);</span>
<span class="lineNum">   14237 </span>            :                 }
<span class="lineNum">   14238 </span>            : 
<span class="lineNum">   14239 </span>            :                 /* Before G4X SDVOC doesn't have its own detect register */
<span class="lineNum">   14240 </span>            : 
<span class="lineNum">   14241 </span><span class="lineNoCov">          0 :                 if (I915_READ(GEN3_SDVOB) &amp; SDVO_DETECTED) {</span>
<span class="lineNum">   14242 </span>            :                         DRM_DEBUG_KMS(&quot;probing SDVOC\n&quot;);
<span class="lineNum">   14243 </span><span class="lineNoCov">          0 :                         found = intel_sdvo_init(dev, GEN3_SDVOC, false);</span>
<span class="lineNum">   14244 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   14245 </span>            : 
<span class="lineNum">   14246 </span><span class="lineNoCov">          0 :                 if (!found &amp;&amp; (I915_READ(GEN3_SDVOC) &amp; SDVO_DETECTED)) {</span>
<span class="lineNum">   14247 </span>            : 
<span class="lineNum">   14248 </span><span class="lineNoCov">          0 :                         if (IS_G4X(dev)) {</span>
<span class="lineNum">   14249 </span>            :                                 DRM_DEBUG_KMS(&quot;probing HDMI on SDVOC\n&quot;);
<span class="lineNum">   14250 </span><span class="lineNoCov">          0 :                                 intel_hdmi_init(dev, GEN4_HDMIC, PORT_C);</span>
<span class="lineNum">   14251 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">   14252 </span><span class="lineNoCov">          0 :                         if (IS_G4X(dev))</span>
<span class="lineNum">   14253 </span><span class="lineNoCov">          0 :                                 intel_dp_init(dev, DP_C, PORT_C);</span>
<span class="lineNum">   14254 </span>            :                 }
<span class="lineNum">   14255 </span>            : 
<span class="lineNum">   14256 </span><span class="lineNoCov">          0 :                 if (IS_G4X(dev) &amp;&amp;</span>
<span class="lineNum">   14257 </span><span class="lineNoCov">          0 :                     (I915_READ(DP_D) &amp; DP_DETECTED))</span>
<span class="lineNum">   14258 </span><span class="lineNoCov">          0 :                         intel_dp_init(dev, DP_D, PORT_D);</span>
<span class="lineNum">   14259 </span><span class="lineNoCov">          0 :         } else if (IS_GEN2(dev))</span>
<span class="lineNum">   14260 </span><span class="lineNoCov">          0 :                 intel_dvo_init(dev);</span>
<span class="lineNum">   14261 </span>            : 
<span class="lineNum">   14262 </span><span class="lineNoCov">          0 :         if (SUPPORTS_TV(dev))</span>
<span class="lineNum">   14263 </span><span class="lineNoCov">          0 :                 intel_tv_init(dev);</span>
<span class="lineNum">   14264 </span>            : 
<span class="lineNum">   14265 </span><span class="lineNoCov">          0 :         intel_psr_init(dev);</span>
<span class="lineNum">   14266 </span>            : 
<span class="lineNum">   14267 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, encoder) {</span>
<span class="lineNum">   14268 </span><span class="lineNoCov">          0 :                 encoder-&gt;base.possible_crtcs = encoder-&gt;crtc_mask;</span>
<span class="lineNum">   14269 </span><span class="lineNoCov">          0 :                 encoder-&gt;base.possible_clones =</span>
<span class="lineNum">   14270 </span><span class="lineNoCov">          0 :                         intel_encoder_clones(encoder);</span>
<span class="lineNum">   14271 </span>            :         }
<span class="lineNum">   14272 </span>            : 
<span class="lineNum">   14273 </span><span class="lineNoCov">          0 :         intel_init_pch_refclk(dev);</span>
<span class="lineNum">   14274 </span>            : 
<span class="lineNum">   14275 </span><span class="lineNoCov">          0 :         drm_helper_move_panel_connectors_to_head(dev);</span>
<a name="14276"><span class="lineNum">   14276 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14277 </span>            : 
<span class="lineNum">   14278 </span><span class="lineNoCov">          0 : static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)</span>
<span class="lineNum">   14279 </span>            : {
<span class="lineNum">   14280 </span><span class="lineNoCov">          0 :         struct drm_device *dev = fb-&gt;dev;</span>
<span class="lineNum">   14281 </span><span class="lineNoCov">          0 :         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);</span>
<span class="lineNum">   14282 </span>            : 
<span class="lineNum">   14283 </span><span class="lineNoCov">          0 :         drm_framebuffer_cleanup(fb);</span>
<span class="lineNum">   14284 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   14285 </span><span class="lineNoCov">          0 :         WARN_ON(!intel_fb-&gt;obj-&gt;framebuffer_references--);</span>
<span class="lineNum">   14286 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;intel_fb-&gt;obj-&gt;base);</span>
<span class="lineNum">   14287 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   14288 </span><span class="lineNoCov">          0 :         kfree(intel_fb);</span>
<a name="14289"><span class="lineNum">   14289 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14290 </span>            : 
<span class="lineNum">   14291 </span><span class="lineNoCov">          0 : static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,</span>
<span class="lineNum">   14292 </span>            :                                                 struct drm_file *file,
<span class="lineNum">   14293 </span>            :                                                 unsigned int *handle)
<span class="lineNum">   14294 </span>            : {
<span class="lineNum">   14295 </span><span class="lineNoCov">          0 :         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);</span>
<span class="lineNum">   14296 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb-&gt;obj;</span>
<span class="lineNum">   14297 </span>            : 
<span class="lineNum">   14298 </span><span class="lineNoCov">          0 :         if (obj-&gt;userptr.mm) {</span>
<span class="lineNum">   14299 </span>            :                 DRM_DEBUG(&quot;attempting to use a userptr for a framebuffer, denied\n&quot;);
<span class="lineNum">   14300 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14301 </span>            :         }
<span class="lineNum">   14302 </span>            : 
<span class="lineNum">   14303 </span><span class="lineNoCov">          0 :         return drm_gem_handle_create(file, &amp;obj-&gt;base, handle);</span>
<a name="14304"><span class="lineNum">   14304 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14305 </span>            : 
<span class="lineNum">   14306 </span><span class="lineNoCov">          0 : static int intel_user_framebuffer_dirty(struct drm_framebuffer *fb,</span>
<span class="lineNum">   14307 </span>            :                                         struct drm_file *file,
<span class="lineNum">   14308 </span>            :                                         unsigned flags, unsigned color,
<span class="lineNum">   14309 </span>            :                                         struct drm_clip_rect *clips,
<span class="lineNum">   14310 </span>            :                                         unsigned num_clips)
<span class="lineNum">   14311 </span>            : {
<span class="lineNum">   14312 </span><span class="lineNoCov">          0 :         struct drm_device *dev = fb-&gt;dev;</span>
<span class="lineNum">   14313 </span><span class="lineNoCov">          0 :         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);</span>
<span class="lineNum">   14314 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = intel_fb-&gt;obj;</span>
<span class="lineNum">   14315 </span>            : 
<span class="lineNum">   14316 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   14317 </span><span class="lineNoCov">          0 :         intel_fb_obj_flush(obj, false, ORIGIN_DIRTYFB);</span>
<span class="lineNum">   14318 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   14319 </span>            : 
<span class="lineNum">   14320 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">   14321 </span>            : }
<span class="lineNum">   14322 </span>            : 
<span class="lineNum">   14323 </span>            : static const struct drm_framebuffer_funcs intel_fb_funcs = {
<span class="lineNum">   14324 </span>            :         .destroy = intel_user_framebuffer_destroy,
<span class="lineNum">   14325 </span>            :         .create_handle = intel_user_framebuffer_create_handle,
<span class="lineNum">   14326 </span>            :         .dirty = intel_user_framebuffer_dirty,
<span class="lineNum">   14327 </span>            : };
<a name="14328"><span class="lineNum">   14328 </span>            : </a>
<span class="lineNum">   14329 </span>            : static
<span class="lineNum">   14330 </span><span class="lineNoCov">          0 : u32 intel_fb_pitch_limit(struct drm_device *dev, uint64_t fb_modifier,</span>
<span class="lineNum">   14331 </span>            :                          uint32_t pixel_format)
<span class="lineNum">   14332 </span>            : {
<span class="lineNum">   14333 </span><span class="lineNoCov">          0 :         u32 gen = INTEL_INFO(dev)-&gt;gen;</span>
<span class="lineNum">   14334 </span>            : 
<span class="lineNum">   14335 </span><span class="lineNoCov">          0 :         if (gen &gt;= 9) {</span>
<span class="lineNum">   14336 </span>            :                 /* &quot;The stride in bytes must not exceed the of the size of 8K
<span class="lineNum">   14337 </span>            :                  *  pixels and 32K bytes.&quot;
<span class="lineNum">   14338 </span>            :                  */
<span class="lineNum">   14339 </span><span class="lineNoCov">          0 :                  return min(8192*drm_format_plane_cpp(pixel_format, 0), 32768);</span>
<span class="lineNum">   14340 </span><span class="lineNoCov">          0 :         } else if (gen &gt;= 5 &amp;&amp; !IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">   14341 </span><span class="lineNoCov">          0 :                 return 32*1024;</span>
<span class="lineNum">   14342 </span><span class="lineNoCov">          0 :         } else if (gen &gt;= 4) {</span>
<span class="lineNum">   14343 </span><span class="lineNoCov">          0 :                 if (fb_modifier == I915_FORMAT_MOD_X_TILED)</span>
<span class="lineNum">   14344 </span><span class="lineNoCov">          0 :                         return 16*1024;</span>
<span class="lineNum">   14345 </span>            :                 else
<span class="lineNum">   14346 </span><span class="lineNoCov">          0 :                         return 32*1024;</span>
<span class="lineNum">   14347 </span><span class="lineNoCov">          0 :         } else if (gen &gt;= 3) {</span>
<span class="lineNum">   14348 </span><span class="lineNoCov">          0 :                 if (fb_modifier == I915_FORMAT_MOD_X_TILED)</span>
<span class="lineNum">   14349 </span><span class="lineNoCov">          0 :                         return 8*1024;</span>
<span class="lineNum">   14350 </span>            :                 else
<span class="lineNum">   14351 </span><span class="lineNoCov">          0 :                         return 16*1024;</span>
<span class="lineNum">   14352 </span>            :         } else {
<span class="lineNum">   14353 </span>            :                 /* XXX DSPC is limited to 4k tiled */
<span class="lineNum">   14354 </span><span class="lineNoCov">          0 :                 return 8*1024;</span>
<span class="lineNum">   14355 </span>            :         }
<a name="14356"><span class="lineNum">   14356 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14357 </span>            : 
<span class="lineNum">   14358 </span><span class="lineNoCov">          0 : static int intel_framebuffer_init(struct drm_device *dev,</span>
<span class="lineNum">   14359 </span>            :                                   struct intel_framebuffer *intel_fb,
<span class="lineNum">   14360 </span>            :                                   struct drm_mode_fb_cmd2 *mode_cmd,
<span class="lineNum">   14361 </span>            :                                   struct drm_i915_gem_object *obj)
<span class="lineNum">   14362 </span>            : {
<span class="lineNum">   14363 </span>            :         unsigned int aligned_height;
<span class="lineNum">   14364 </span>            :         int ret;
<span class="lineNum">   14365 </span>            :         u32 pitch_limit, stride_alignment;
<span class="lineNum">   14366 </span>            : 
<span class="lineNum">   14367 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev-&gt;struct_mutex));</span>
<span class="lineNum">   14368 </span>            : 
<span class="lineNum">   14369 </span><span class="lineNoCov">          0 :         if (mode_cmd-&gt;flags &amp; DRM_MODE_FB_MODIFIERS) {</span>
<span class="lineNum">   14370 </span>            :                 /* Enforce that fb modifier and tiling mode match, but only for
<span class="lineNum">   14371 </span>            :                  * X-tiled. This is needed for FBC. */
<span class="lineNum">   14372 </span><span class="lineNoCov">          0 :                 if (!!(obj-&gt;tiling_mode == I915_TILING_X) !=</span>
<span class="lineNum">   14373 </span><span class="lineNoCov">          0 :                     !!(mode_cmd-&gt;modifier[0] == I915_FORMAT_MOD_X_TILED)) {</span>
<span class="lineNum">   14374 </span>            :                         DRM_DEBUG(&quot;tiling_mode doesn't match fb modifier\n&quot;);
<span class="lineNum">   14375 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14376 </span>            :                 }
<span class="lineNum">   14377 </span>            :         } else {
<span class="lineNum">   14378 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode == I915_TILING_X)</span>
<span class="lineNum">   14379 </span><span class="lineNoCov">          0 :                         mode_cmd-&gt;modifier[0] = I915_FORMAT_MOD_X_TILED;</span>
<span class="lineNum">   14380 </span><span class="lineNoCov">          0 :                 else if (obj-&gt;tiling_mode == I915_TILING_Y) {</span>
<span class="lineNum">   14381 </span>            :                         DRM_DEBUG(&quot;No Y tiling for legacy addfb\n&quot;);
<span class="lineNum">   14382 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14383 </span>            :                 }
<span class="lineNum">   14384 </span>            :         }
<span class="lineNum">   14385 </span>            : 
<span class="lineNum">   14386 </span>            :         /* Passed in modifier sanity checking. */
<span class="lineNum">   14387 </span><span class="lineNoCov">          0 :         switch (mode_cmd-&gt;modifier[0]) {</span>
<span class="lineNum">   14388 </span>            :         case I915_FORMAT_MOD_Y_TILED:
<span class="lineNum">   14389 </span>            :         case I915_FORMAT_MOD_Yf_TILED:
<span class="lineNum">   14390 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt; 9) {</span>
<span class="lineNum">   14391 </span>            :                         DRM_DEBUG(&quot;Unsupported tiling 0x%llx!\n&quot;,
<span class="lineNum">   14392 </span>            :                                   mode_cmd-&gt;modifier[0]);
<span class="lineNum">   14393 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14394 </span>            :                 }
<span class="lineNum">   14395 </span>            :         case DRM_FORMAT_MOD_NONE:
<span class="lineNum">   14396 </span>            :         case I915_FORMAT_MOD_X_TILED:
<span class="lineNum">   14397 </span>            :                 break;
<span class="lineNum">   14398 </span>            :         default:
<span class="lineNum">   14399 </span>            :                 DRM_DEBUG(&quot;Unsupported fb modifier 0x%llx!\n&quot;,
<span class="lineNum">   14400 </span>            :                           mode_cmd-&gt;modifier[0]);
<span class="lineNum">   14401 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14402 </span>            :         }
<span class="lineNum">   14403 </span>            : 
<span class="lineNum">   14404 </span><span class="lineNoCov">          0 :         stride_alignment = intel_fb_stride_alignment(dev, mode_cmd-&gt;modifier[0],</span>
<span class="lineNum">   14405 </span><span class="lineNoCov">          0 :                                                      mode_cmd-&gt;pixel_format);</span>
<span class="lineNum">   14406 </span><span class="lineNoCov">          0 :         if (mode_cmd-&gt;pitches[0] &amp; (stride_alignment - 1)) {</span>
<span class="lineNum">   14407 </span>            :                 DRM_DEBUG(&quot;pitch (%d) must be at least %u byte aligned\n&quot;,
<span class="lineNum">   14408 </span>            :                           mode_cmd-&gt;pitches[0], stride_alignment);
<span class="lineNum">   14409 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14410 </span>            :         }
<span class="lineNum">   14411 </span>            : 
<span class="lineNum">   14412 </span><span class="lineNoCov">          0 :         pitch_limit = intel_fb_pitch_limit(dev, mode_cmd-&gt;modifier[0],</span>
<span class="lineNum">   14413 </span><span class="lineNoCov">          0 :                                            mode_cmd-&gt;pixel_format);</span>
<span class="lineNum">   14414 </span><span class="lineNoCov">          0 :         if (mode_cmd-&gt;pitches[0] &gt; pitch_limit) {</span>
<span class="lineNum">   14415 </span>            :                 DRM_DEBUG(&quot;%s pitch (%u) must be at less than %d\n&quot;,
<span class="lineNum">   14416 </span>            :                           mode_cmd-&gt;modifier[0] != DRM_FORMAT_MOD_NONE ?
<span class="lineNum">   14417 </span>            :                           &quot;tiled&quot; : &quot;linear&quot;,
<span class="lineNum">   14418 </span>            :                           mode_cmd-&gt;pitches[0], pitch_limit);
<span class="lineNum">   14419 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14420 </span>            :         }
<span class="lineNum">   14421 </span>            : 
<span class="lineNum">   14422 </span><span class="lineNoCov">          0 :         if (mode_cmd-&gt;modifier[0] == I915_FORMAT_MOD_X_TILED &amp;&amp;</span>
<span class="lineNum">   14423 </span><span class="lineNoCov">          0 :             mode_cmd-&gt;pitches[0] != obj-&gt;stride) {</span>
<span class="lineNum">   14424 </span>            :                 DRM_DEBUG(&quot;pitch (%d) must match tiling stride (%d)\n&quot;,
<span class="lineNum">   14425 </span>            :                           mode_cmd-&gt;pitches[0], obj-&gt;stride);
<span class="lineNum">   14426 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14427 </span>            :         }
<span class="lineNum">   14428 </span>            : 
<span class="lineNum">   14429 </span>            :         /* Reject formats not supported by any plane early. */
<span class="lineNum">   14430 </span><span class="lineNoCov">          0 :         switch (mode_cmd-&gt;pixel_format) {</span>
<span class="lineNum">   14431 </span>            :         case DRM_FORMAT_C8:
<span class="lineNum">   14432 </span>            :         case DRM_FORMAT_RGB565:
<span class="lineNum">   14433 </span>            :         case DRM_FORMAT_XRGB8888:
<span class="lineNum">   14434 </span>            :         case DRM_FORMAT_ARGB8888:
<span class="lineNum">   14435 </span>            :                 break;
<span class="lineNum">   14436 </span>            :         case DRM_FORMAT_XRGB1555:
<span class="lineNum">   14437 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt; 3) {</span>
<span class="lineNum">   14438 </span>            :                         DRM_DEBUG(&quot;unsupported pixel format: %s\n&quot;,
<span class="lineNum">   14439 </span>            :                                   drm_get_format_name(mode_cmd-&gt;pixel_format));
<span class="lineNum">   14440 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14441 </span>            :                 }
<span class="lineNum">   14442 </span>            :                 break;
<span class="lineNum">   14443 </span>            :         case DRM_FORMAT_ABGR8888:
<span class="lineNum">   14444 </span><span class="lineNoCov">          0 :                 if (!IS_VALLEYVIEW(dev) &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 9) {</span>
<span class="lineNum">   14445 </span>            :                         DRM_DEBUG(&quot;unsupported pixel format: %s\n&quot;,
<span class="lineNum">   14446 </span>            :                                   drm_get_format_name(mode_cmd-&gt;pixel_format));
<span class="lineNum">   14447 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14448 </span>            :                 }
<span class="lineNum">   14449 </span>            :                 break;
<span class="lineNum">   14450 </span>            :         case DRM_FORMAT_XBGR8888:
<span class="lineNum">   14451 </span>            :         case DRM_FORMAT_XRGB2101010:
<span class="lineNum">   14452 </span>            :         case DRM_FORMAT_XBGR2101010:
<span class="lineNum">   14453 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt; 4) {</span>
<span class="lineNum">   14454 </span>            :                         DRM_DEBUG(&quot;unsupported pixel format: %s\n&quot;,
<span class="lineNum">   14455 </span>            :                                   drm_get_format_name(mode_cmd-&gt;pixel_format));
<span class="lineNum">   14456 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14457 </span>            :                 }
<span class="lineNum">   14458 </span>            :                 break;
<span class="lineNum">   14459 </span>            :         case DRM_FORMAT_ABGR2101010:
<span class="lineNum">   14460 </span><span class="lineNoCov">          0 :                 if (!IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">   14461 </span>            :                         DRM_DEBUG(&quot;unsupported pixel format: %s\n&quot;,
<span class="lineNum">   14462 </span>            :                                   drm_get_format_name(mode_cmd-&gt;pixel_format));
<span class="lineNum">   14463 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14464 </span>            :                 }
<span class="lineNum">   14465 </span>            :                 break;
<span class="lineNum">   14466 </span>            :         case DRM_FORMAT_YUYV:
<span class="lineNum">   14467 </span>            :         case DRM_FORMAT_UYVY:
<span class="lineNum">   14468 </span>            :         case DRM_FORMAT_YVYU:
<span class="lineNum">   14469 </span>            :         case DRM_FORMAT_VYUY:
<span class="lineNum">   14470 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt; 5) {</span>
<span class="lineNum">   14471 </span>            :                         DRM_DEBUG(&quot;unsupported pixel format: %s\n&quot;,
<span class="lineNum">   14472 </span>            :                                   drm_get_format_name(mode_cmd-&gt;pixel_format));
<span class="lineNum">   14473 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">   14474 </span>            :                 }
<span class="lineNum">   14475 </span>            :                 break;
<span class="lineNum">   14476 </span>            :         default:
<span class="lineNum">   14477 </span>            :                 DRM_DEBUG(&quot;unsupported pixel format: %s\n&quot;,
<span class="lineNum">   14478 </span>            :                           drm_get_format_name(mode_cmd-&gt;pixel_format));
<span class="lineNum">   14479 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14480 </span>            :         }
<span class="lineNum">   14481 </span>            : 
<span class="lineNum">   14482 </span>            :         /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
<span class="lineNum">   14483 </span><span class="lineNoCov">          0 :         if (mode_cmd-&gt;offsets[0] != 0)</span>
<span class="lineNum">   14484 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14485 </span>            : 
<span class="lineNum">   14486 </span><span class="lineNoCov">          0 :         aligned_height = intel_fb_align_height(dev, mode_cmd-&gt;height,</span>
<span class="lineNum">   14487 </span><span class="lineNoCov">          0 :                                                mode_cmd-&gt;pixel_format,</span>
<span class="lineNum">   14488 </span><span class="lineNoCov">          0 :                                                mode_cmd-&gt;modifier[0]);</span>
<span class="lineNum">   14489 </span>            :         /* FIXME drm helper for size checks (especially planar formats)? */
<span class="lineNum">   14490 </span><span class="lineNoCov">          0 :         if (obj-&gt;base.size &lt; aligned_height * mode_cmd-&gt;pitches[0])</span>
<span class="lineNum">   14491 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">   14492 </span>            : 
<span class="lineNum">   14493 </span><span class="lineNoCov">          0 :         drm_helper_mode_fill_fb_struct(&amp;intel_fb-&gt;base, mode_cmd);</span>
<span class="lineNum">   14494 </span><span class="lineNoCov">          0 :         intel_fb-&gt;obj = obj;</span>
<span class="lineNum">   14495 </span><span class="lineNoCov">          0 :         intel_fb-&gt;obj-&gt;framebuffer_references++;</span>
<span class="lineNum">   14496 </span>            : 
<span class="lineNum">   14497 </span><span class="lineNoCov">          0 :         ret = drm_framebuffer_init(dev, &amp;intel_fb-&gt;base, &amp;intel_fb_funcs);</span>
<span class="lineNum">   14498 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">   14499 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;framebuffer init failed %d\n&quot;, ret);</span>
<span class="lineNum">   14500 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">   14501 </span>            :         }
<span class="lineNum">   14502 </span>            : 
<span class="lineNum">   14503 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">   14504 </span><span class="lineNoCov">          0 : }</span>
<a name="14505"><span class="lineNum">   14505 </span>            : </a>
<span class="lineNum">   14506 </span>            : static struct drm_framebuffer *
<span class="lineNum">   14507 </span><span class="lineNoCov">          0 : intel_user_framebuffer_create(struct drm_device *dev,</span>
<span class="lineNum">   14508 </span>            :                               struct drm_file *filp,
<span class="lineNum">   14509 </span>            :                               struct drm_mode_fb_cmd2 *user_mode_cmd)
<span class="lineNum">   14510 </span>            : {
<span class="lineNum">   14511 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">   14512 </span><span class="lineNoCov">          0 :         struct drm_mode_fb_cmd2 mode_cmd = *user_mode_cmd;</span>
<span class="lineNum">   14513 </span>            : 
<span class="lineNum">   14514 </span><span class="lineNoCov">          0 :         obj = to_intel_bo(drm_gem_object_lookup(dev, filp,</span>
<span class="lineNum">   14515 </span>            :                                                 mode_cmd.handles[0]));
<span class="lineNum">   14516 </span><span class="lineNoCov">          0 :         if (&amp;obj-&gt;base == NULL)</span>
<span class="lineNum">   14517 </span><span class="lineNoCov">          0 :                 return ERR_PTR(-ENOENT);</span>
<span class="lineNum">   14518 </span>            : 
<span class="lineNum">   14519 </span><span class="lineNoCov">          0 :         return intel_framebuffer_create(dev, &amp;mode_cmd, obj);</span>
<span class="lineNum">   14520 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   14521 </span>            : 
<span class="lineNum">   14522 </span>            : #ifndef CONFIG_DRM_FBDEV_EMULATION
<span class="lineNum">   14523 </span>            : static inline void intel_fbdev_output_poll_changed(struct drm_device *dev)
<span class="lineNum">   14524 </span>            : {
<span class="lineNum">   14525 </span>            : }
<span class="lineNum">   14526 </span>            : #endif
<span class="lineNum">   14527 </span>            : 
<span class="lineNum">   14528 </span>            : static const struct drm_mode_config_funcs intel_mode_funcs = {
<span class="lineNum">   14529 </span>            :         .fb_create = intel_user_framebuffer_create,
<span class="lineNum">   14530 </span>            :         .output_poll_changed = intel_fbdev_output_poll_changed,
<span class="lineNum">   14531 </span>            :         .atomic_check = intel_atomic_check,
<span class="lineNum">   14532 </span>            :         .atomic_commit = intel_atomic_commit,
<span class="lineNum">   14533 </span>            :         .atomic_state_alloc = intel_atomic_state_alloc,
<span class="lineNum">   14534 </span>            :         .atomic_state_clear = intel_atomic_state_clear,
<span class="lineNum">   14535 </span>            : };
<a name="14536"><span class="lineNum">   14536 </span>            : </a>
<span class="lineNum">   14537 </span>            : /* Set up chip specific display functions */
<span class="lineNum">   14538 </span><span class="lineNoCov">          0 : static void intel_init_display(struct drm_device *dev)</span>
<span class="lineNum">   14539 </span>            : {
<span class="lineNum">   14540 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14541 </span>            : 
<span class="lineNum">   14542 </span><span class="lineNoCov">          0 :         if (HAS_PCH_SPLIT(dev) || IS_G4X(dev))</span>
<span class="lineNum">   14543 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.find_dpll = g4x_find_best_dpll;</span>
<span class="lineNum">   14544 </span><span class="lineNoCov">          0 :         else if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">   14545 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.find_dpll = chv_find_best_dpll;</span>
<span class="lineNum">   14546 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">   14547 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.find_dpll = vlv_find_best_dpll;</span>
<span class="lineNum">   14548 </span><span class="lineNoCov">          0 :         else if (IS_PINEVIEW(dev))</span>
<span class="lineNum">   14549 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.find_dpll = pnv_find_best_dpll;</span>
<span class="lineNum">   14550 </span>            :         else
<span class="lineNum">   14551 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.find_dpll = i9xx_find_best_dpll;</span>
<span class="lineNum">   14552 </span>            : 
<span class="lineNum">   14553 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">   14554 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_pipe_config = haswell_get_pipe_config;</span>
<span class="lineNum">   14555 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_initial_plane_config =</span>
<span class="lineNum">   14556 </span>            :                         skylake_get_initial_plane_config;
<span class="lineNum">   14557 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_compute_clock =</span>
<span class="lineNum">   14558 </span>            :                         haswell_crtc_compute_clock;
<span class="lineNum">   14559 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_enable = haswell_crtc_enable;</span>
<span class="lineNum">   14560 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_disable = haswell_crtc_disable;</span>
<span class="lineNum">   14561 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_primary_plane =</span>
<span class="lineNum">   14562 </span>            :                         skylake_update_primary_plane;
<span class="lineNum">   14563 </span><span class="lineNoCov">          0 :         } else if (HAS_DDI(dev)) {</span>
<span class="lineNum">   14564 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_pipe_config = haswell_get_pipe_config;</span>
<span class="lineNum">   14565 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_initial_plane_config =</span>
<span class="lineNum">   14566 </span>            :                         ironlake_get_initial_plane_config;
<span class="lineNum">   14567 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_compute_clock =</span>
<span class="lineNum">   14568 </span>            :                         haswell_crtc_compute_clock;
<span class="lineNum">   14569 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_enable = haswell_crtc_enable;</span>
<span class="lineNum">   14570 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_disable = haswell_crtc_disable;</span>
<span class="lineNum">   14571 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_primary_plane =</span>
<span class="lineNum">   14572 </span>            :                         ironlake_update_primary_plane;
<span class="lineNum">   14573 </span><span class="lineNoCov">          0 :         } else if (HAS_PCH_SPLIT(dev)) {</span>
<span class="lineNum">   14574 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_pipe_config = ironlake_get_pipe_config;</span>
<span class="lineNum">   14575 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_initial_plane_config =</span>
<span class="lineNum">   14576 </span>            :                         ironlake_get_initial_plane_config;
<span class="lineNum">   14577 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_compute_clock =</span>
<span class="lineNum">   14578 </span>            :                         ironlake_crtc_compute_clock;
<span class="lineNum">   14579 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_enable = ironlake_crtc_enable;</span>
<span class="lineNum">   14580 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_disable = ironlake_crtc_disable;</span>
<span class="lineNum">   14581 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_primary_plane =</span>
<span class="lineNum">   14582 </span>            :                         ironlake_update_primary_plane;
<span class="lineNum">   14583 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">   14584 </span>            :                 dev_priv-&gt;display.get_pipe_config = i9xx_get_pipe_config;
<span class="lineNum">   14585 </span>            :                 dev_priv-&gt;display.get_initial_plane_config =
<span class="lineNum">   14586 </span>            :                         i9xx_get_initial_plane_config;
<span class="lineNum">   14587 </span>            :                 dev_priv-&gt;display.crtc_compute_clock = i9xx_crtc_compute_clock;
<span class="lineNum">   14588 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_enable = valleyview_crtc_enable;</span>
<span class="lineNum">   14589 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_disable = i9xx_crtc_disable;</span>
<span class="lineNum">   14590 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_primary_plane =</span>
<span class="lineNum">   14591 </span>            :                         i9xx_update_primary_plane;
<span class="lineNum">   14592 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   14593 </span>            :                 dev_priv-&gt;display.get_pipe_config = i9xx_get_pipe_config;
<span class="lineNum">   14594 </span>            :                 dev_priv-&gt;display.get_initial_plane_config =
<span class="lineNum">   14595 </span>            :                         i9xx_get_initial_plane_config;
<span class="lineNum">   14596 </span>            :                 dev_priv-&gt;display.crtc_compute_clock = i9xx_crtc_compute_clock;
<span class="lineNum">   14597 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_enable = i9xx_crtc_enable;</span>
<span class="lineNum">   14598 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.crtc_disable = i9xx_crtc_disable;</span>
<span class="lineNum">   14599 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_primary_plane =</span>
<span class="lineNum">   14600 </span>            :                         i9xx_update_primary_plane;
<span class="lineNum">   14601 </span>            :         }
<span class="lineNum">   14602 </span>            : 
<span class="lineNum">   14603 </span>            :         /* Returns the core display clock speed */
<span class="lineNum">   14604 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">   14605 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14606 </span>            :                         skylake_get_display_clock_speed;
<span class="lineNum">   14607 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">   14608 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14609 </span>            :                         broxton_get_display_clock_speed;
<span class="lineNum">   14610 </span><span class="lineNoCov">          0 :         else if (IS_BROADWELL(dev))</span>
<span class="lineNum">   14611 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14612 </span>            :                         broadwell_get_display_clock_speed;
<span class="lineNum">   14613 </span><span class="lineNoCov">          0 :         else if (IS_HASWELL(dev))</span>
<span class="lineNum">   14614 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14615 </span>            :                         haswell_get_display_clock_speed;
<span class="lineNum">   14616 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">   14617 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14618 </span>            :                         valleyview_get_display_clock_speed;
<span class="lineNum">   14619 </span><span class="lineNoCov">          0 :         else if (IS_GEN5(dev))</span>
<span class="lineNum">   14620 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14621 </span>            :                         ilk_get_display_clock_speed;
<span class="lineNum">   14622 </span><span class="lineNoCov">          0 :         else if (IS_I945G(dev) || IS_BROADWATER(dev) ||</span>
<span class="lineNum">   14623 </span><span class="lineNoCov">          0 :                  IS_GEN6(dev) || IS_IVYBRIDGE(dev))</span>
<span class="lineNum">   14624 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14625 </span>            :                         i945_get_display_clock_speed;
<span class="lineNum">   14626 </span><span class="lineNoCov">          0 :         else if (IS_GM45(dev))</span>
<span class="lineNum">   14627 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14628 </span>            :                         gm45_get_display_clock_speed;
<span class="lineNum">   14629 </span><span class="lineNoCov">          0 :         else if (IS_CRESTLINE(dev))</span>
<span class="lineNum">   14630 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14631 </span>            :                         i965gm_get_display_clock_speed;
<span class="lineNum">   14632 </span><span class="lineNoCov">          0 :         else if (IS_PINEVIEW(dev))</span>
<span class="lineNum">   14633 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14634 </span>            :                         pnv_get_display_clock_speed;
<span class="lineNum">   14635 </span><span class="lineNoCov">          0 :         else if (IS_G33(dev) || IS_G4X(dev))</span>
<span class="lineNum">   14636 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14637 </span>            :                         g33_get_display_clock_speed;
<span class="lineNum">   14638 </span><span class="lineNoCov">          0 :         else if (IS_I915G(dev))</span>
<span class="lineNum">   14639 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14640 </span>            :                         i915_get_display_clock_speed;
<span class="lineNum">   14641 </span><span class="lineNoCov">          0 :         else if (IS_I945GM(dev) || IS_845G(dev))</span>
<span class="lineNum">   14642 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14643 </span>            :                         i9xx_misc_get_display_clock_speed;
<span class="lineNum">   14644 </span><span class="lineNoCov">          0 :         else if (IS_PINEVIEW(dev))</span>
<span class="lineNum">   14645 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14646 </span>            :                         pnv_get_display_clock_speed;
<span class="lineNum">   14647 </span><span class="lineNoCov">          0 :         else if (IS_I915GM(dev))</span>
<span class="lineNum">   14648 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14649 </span>            :                         i915gm_get_display_clock_speed;
<span class="lineNum">   14650 </span><span class="lineNoCov">          0 :         else if (IS_I865G(dev))</span>
<span class="lineNum">   14651 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14652 </span>            :                         i865_get_display_clock_speed;
<span class="lineNum">   14653 </span><span class="lineNoCov">          0 :         else if (IS_I85X(dev))</span>
<span class="lineNum">   14654 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14655 </span>            :                         i85x_get_display_clock_speed;
<span class="lineNum">   14656 </span>            :         else { /* 830 */
<span class="lineNum">   14657 </span><span class="lineNoCov">          0 :                 WARN(!IS_I830(dev), &quot;Unknown platform. Assuming 133 MHz CDCLK\n&quot;);</span>
<span class="lineNum">   14658 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_display_clock_speed =</span>
<span class="lineNum">   14659 </span>            :                         i830_get_display_clock_speed;
<span class="lineNum">   14660 </span>            :         }
<span class="lineNum">   14661 </span>            : 
<span class="lineNum">   14662 </span><span class="lineNoCov">          0 :         if (IS_GEN5(dev)) {</span>
<span class="lineNum">   14663 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.fdi_link_train = ironlake_fdi_link_train;</span>
<span class="lineNum">   14664 </span><span class="lineNoCov">          0 :         } else if (IS_GEN6(dev)) {</span>
<span class="lineNum">   14665 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.fdi_link_train = gen6_fdi_link_train;</span>
<span class="lineNum">   14666 </span><span class="lineNoCov">          0 :         } else if (IS_IVYBRIDGE(dev)) {</span>
<span class="lineNum">   14667 </span>            :                 /* FIXME: detect B0+ stepping and use auto training */
<span class="lineNum">   14668 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.fdi_link_train = ivb_manual_fdi_link_train;</span>
<span class="lineNum">   14669 </span><span class="lineNoCov">          0 :         } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {</span>
<span class="lineNum">   14670 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.fdi_link_train = hsw_fdi_link_train;</span>
<span class="lineNum">   14671 </span><span class="lineNoCov">          0 :                 if (IS_BROADWELL(dev)) {</span>
<span class="lineNum">   14672 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.modeset_commit_cdclk =</span>
<span class="lineNum">   14673 </span>            :                                 broadwell_modeset_commit_cdclk;
<span class="lineNum">   14674 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.modeset_calc_cdclk =</span>
<span class="lineNum">   14675 </span>            :                                 broadwell_modeset_calc_cdclk;
<span class="lineNum">   14676 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   14677 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">   14678 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.modeset_commit_cdclk =</span>
<span class="lineNum">   14679 </span>            :                         valleyview_modeset_commit_cdclk;
<span class="lineNum">   14680 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.modeset_calc_cdclk =</span>
<span class="lineNum">   14681 </span>            :                         valleyview_modeset_calc_cdclk;
<span class="lineNum">   14682 </span><span class="lineNoCov">          0 :         } else if (IS_BROXTON(dev)) {</span>
<span class="lineNum">   14683 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.modeset_commit_cdclk =</span>
<span class="lineNum">   14684 </span>            :                         broxton_modeset_commit_cdclk;
<span class="lineNum">   14685 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.modeset_calc_cdclk =</span>
<span class="lineNum">   14686 </span>            :                         broxton_modeset_calc_cdclk;
<span class="lineNum">   14687 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   14688 </span>            : 
<span class="lineNum">   14689 </span><span class="lineNoCov">          0 :         switch (INTEL_INFO(dev)-&gt;gen) {</span>
<span class="lineNum">   14690 </span>            :         case 2:
<span class="lineNum">   14691 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.queue_flip = intel_gen2_queue_flip;</span>
<span class="lineNum">   14692 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   14693 </span>            : 
<span class="lineNum">   14694 </span>            :         case 3:
<span class="lineNum">   14695 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.queue_flip = intel_gen3_queue_flip;</span>
<span class="lineNum">   14696 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   14697 </span>            : 
<span class="lineNum">   14698 </span>            :         case 4:
<span class="lineNum">   14699 </span>            :         case 5:
<span class="lineNum">   14700 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.queue_flip = intel_gen4_queue_flip;</span>
<span class="lineNum">   14701 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   14702 </span>            : 
<span class="lineNum">   14703 </span>            :         case 6:
<span class="lineNum">   14704 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.queue_flip = intel_gen6_queue_flip;</span>
<span class="lineNum">   14705 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   14706 </span>            :         case 7:
<span class="lineNum">   14707 </span>            :         case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */
<span class="lineNum">   14708 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.queue_flip = intel_gen7_queue_flip;</span>
<span class="lineNum">   14709 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   14710 </span>            :         case 9:
<span class="lineNum">   14711 </span>            :                 /* Drop through - unsupported since execlist only. */
<span class="lineNum">   14712 </span>            :         default:
<span class="lineNum">   14713 </span>            :                 /* Default just returns -ENODEV to indicate unsupported */
<span class="lineNum">   14714 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.queue_flip = intel_default_queue_flip;</span>
<span class="lineNum">   14715 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   14716 </span>            : 
<span class="lineNum">   14717 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;pps_mutex, &quot;pps&quot;);</span>
<span class="lineNum">   14718 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   14719 </span>            : 
<span class="lineNum">   14720 </span>            : /*
<span class="lineNum">   14721 </span>            :  * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
<span class="lineNum">   14722 </span>            :  * resume, or other times.  This quirk makes sure that's the case for
<a name="14723"><span class="lineNum">   14723 </span>            :  * affected systems.</a>
<span class="lineNum">   14724 </span>            :  */
<span class="lineNum">   14725 </span><span class="lineNoCov">          0 : static void quirk_pipea_force(struct drm_device *dev)</span>
<span class="lineNum">   14726 </span>            : {
<span class="lineNum">   14727 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14728 </span>            : 
<span class="lineNum">   14729 </span><span class="lineNoCov">          0 :         dev_priv-&gt;quirks |= QUIRK_PIPEA_FORCE;</span>
<span class="lineNum">   14730 </span>            :         DRM_INFO(&quot;applying pipe a force quirk\n&quot;);
<a name="14731"><span class="lineNum">   14731 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14732 </span>            : 
<span class="lineNum">   14733 </span><span class="lineNoCov">          0 : static void quirk_pipeb_force(struct drm_device *dev)</span>
<span class="lineNum">   14734 </span>            : {
<span class="lineNum">   14735 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14736 </span>            : 
<span class="lineNum">   14737 </span><span class="lineNoCov">          0 :         dev_priv-&gt;quirks |= QUIRK_PIPEB_FORCE;</span>
<span class="lineNum">   14738 </span>            :         DRM_INFO(&quot;applying pipe b force quirk\n&quot;);
<span class="lineNum">   14739 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   14740 </span>            : 
<span class="lineNum">   14741 </span>            : /*
<a name="14742"><span class="lineNum">   14742 </span>            :  * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason</a>
<span class="lineNum">   14743 </span>            :  */
<span class="lineNum">   14744 </span><span class="lineNoCov">          0 : static void quirk_ssc_force_disable(struct drm_device *dev)</span>
<span class="lineNum">   14745 </span>            : {
<span class="lineNum">   14746 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14747 </span><span class="lineNoCov">          0 :         dev_priv-&gt;quirks |= QUIRK_LVDS_SSC_DISABLE;</span>
<span class="lineNum">   14748 </span>            :         DRM_INFO(&quot;applying lvds SSC disable quirk\n&quot;);
<span class="lineNum">   14749 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   14750 </span>            : 
<span class="lineNum">   14751 </span>            : /*
<span class="lineNum">   14752 </span>            :  * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
<a name="14753"><span class="lineNum">   14753 </span>            :  * brightness value</a>
<span class="lineNum">   14754 </span>            :  */
<span class="lineNum">   14755 </span><span class="lineNoCov">          0 : static void quirk_invert_brightness(struct drm_device *dev)</span>
<span class="lineNum">   14756 </span>            : {
<span class="lineNum">   14757 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14758 </span><span class="lineNoCov">          0 :         dev_priv-&gt;quirks |= QUIRK_INVERT_BRIGHTNESS;</span>
<span class="lineNum">   14759 </span>            :         DRM_INFO(&quot;applying inverted panel brightness quirk\n&quot;);
<span class="lineNum">   14760 </span><span class="lineNoCov">          0 : }</span>
<a name="14761"><span class="lineNum">   14761 </span>            : </a>
<span class="lineNum">   14762 </span>            : /* Some VBT's incorrectly indicate no backlight is present */
<span class="lineNum">   14763 </span><span class="lineNoCov">          0 : static void quirk_backlight_present(struct drm_device *dev)</span>
<span class="lineNum">   14764 </span>            : {
<span class="lineNum">   14765 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14766 </span><span class="lineNoCov">          0 :         dev_priv-&gt;quirks |= QUIRK_BACKLIGHT_PRESENT;</span>
<span class="lineNum">   14767 </span>            :         DRM_INFO(&quot;applying backlight present quirk\n&quot;);
<span class="lineNum">   14768 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   14769 </span>            : 
<span class="lineNum">   14770 </span>            : struct intel_quirk {
<span class="lineNum">   14771 </span>            :         int device;
<span class="lineNum">   14772 </span>            :         int subsystem_vendor;
<span class="lineNum">   14773 </span>            :         int subsystem_device;
<span class="lineNum">   14774 </span>            :         void (*hook)(struct drm_device *dev);
<span class="lineNum">   14775 </span>            : };
<span class="lineNum">   14776 </span>            : 
<span class="lineNum">   14777 </span>            : /* For systems that don't have a meaningful PCI subdevice/subvendor ID */
<span class="lineNum">   14778 </span>            : struct intel_dmi_quirk {
<span class="lineNum">   14779 </span>            :         void (*hook)(struct drm_device *dev);
<span class="lineNum">   14780 </span>            :         const struct dmi_system_id (*dmi_id_list)[];
<span class="lineNum">   14781 </span>            : };
<span class="lineNum">   14782 </span>            : 
<span class="lineNum">   14783 </span>            : #ifdef notyet
<span class="lineNum">   14784 </span>            : static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
<span class="lineNum">   14785 </span>            : {
<span class="lineNum">   14786 </span>            :         DRM_INFO(&quot;Backlight polarity reversed on %s\n&quot;, id-&gt;ident);
<span class="lineNum">   14787 </span>            :         return 1;
<span class="lineNum">   14788 </span>            : }
<span class="lineNum">   14789 </span>            : 
<span class="lineNum">   14790 </span>            : static const struct intel_dmi_quirk intel_dmi_quirks[] = {
<span class="lineNum">   14791 </span>            :         {
<span class="lineNum">   14792 </span>            :                 .dmi_id_list = &amp;(const struct dmi_system_id[]) {
<span class="lineNum">   14793 </span>            :                         {
<span class="lineNum">   14794 </span>            :                                 .callback = intel_dmi_reverse_brightness,
<span class="lineNum">   14795 </span>            :                                 .ident = &quot;NCR Corporation&quot;,
<span class="lineNum">   14796 </span>            :                                 .matches = {DMI_MATCH(DMI_SYS_VENDOR, &quot;NCR Corporation&quot;),
<span class="lineNum">   14797 </span>            :                                             DMI_MATCH(DMI_PRODUCT_NAME, &quot;&quot;),
<span class="lineNum">   14798 </span>            :                                 },
<span class="lineNum">   14799 </span>            :                         },
<span class="lineNum">   14800 </span>            :                         { }  /* terminating entry */
<span class="lineNum">   14801 </span>            :                 },
<span class="lineNum">   14802 </span>            :                 .hook = quirk_invert_brightness,
<span class="lineNum">   14803 </span>            :         },
<span class="lineNum">   14804 </span>            : };
<span class="lineNum">   14805 </span>            : #endif
<span class="lineNum">   14806 </span>            : 
<span class="lineNum">   14807 </span>            : static struct intel_quirk intel_quirks[] = {
<span class="lineNum">   14808 </span>            :         /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
<span class="lineNum">   14809 </span>            :         { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
<span class="lineNum">   14810 </span>            : 
<span class="lineNum">   14811 </span>            :         /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
<span class="lineNum">   14812 </span>            :         { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
<span class="lineNum">   14813 </span>            : 
<span class="lineNum">   14814 </span>            :         /* 830 needs to leave pipe A &amp; dpll A up */
<span class="lineNum">   14815 </span>            :         { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
<span class="lineNum">   14816 </span>            : 
<span class="lineNum">   14817 </span>            :         /* 830 needs to leave pipe B &amp; dpll B up */
<span class="lineNum">   14818 </span>            :         { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipeb_force },
<span class="lineNum">   14819 </span>            : 
<span class="lineNum">   14820 </span>            :         /* Lenovo U160 cannot use SSC on LVDS */
<span class="lineNum">   14821 </span>            :         { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
<span class="lineNum">   14822 </span>            : 
<span class="lineNum">   14823 </span>            :         /* Sony Vaio Y cannot use SSC on LVDS */
<span class="lineNum">   14824 </span>            :         { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
<span class="lineNum">   14825 </span>            : 
<span class="lineNum">   14826 </span>            :         /* Acer Aspire 5734Z must invert backlight brightness */
<span class="lineNum">   14827 </span>            :         { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
<span class="lineNum">   14828 </span>            : 
<span class="lineNum">   14829 </span>            :         /* Acer/eMachines G725 */
<span class="lineNum">   14830 </span>            :         { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness },
<span class="lineNum">   14831 </span>            : 
<span class="lineNum">   14832 </span>            :         /* Acer/eMachines e725 */
<span class="lineNum">   14833 </span>            :         { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness },
<span class="lineNum">   14834 </span>            : 
<span class="lineNum">   14835 </span>            :         /* Acer/Packard Bell NCL20 */
<span class="lineNum">   14836 </span>            :         { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness },
<span class="lineNum">   14837 </span>            : 
<span class="lineNum">   14838 </span>            :         /* Acer Aspire 4736Z */
<span class="lineNum">   14839 </span>            :         { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness },
<span class="lineNum">   14840 </span>            : 
<span class="lineNum">   14841 </span>            :         /* Acer Aspire 5336 */
<span class="lineNum">   14842 </span>            :         { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness },
<span class="lineNum">   14843 </span>            : 
<span class="lineNum">   14844 </span>            :         /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */
<span class="lineNum">   14845 </span>            :         { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present },
<span class="lineNum">   14846 </span>            : 
<span class="lineNum">   14847 </span>            :         /* Acer C720 Chromebook (Core i3 4005U) */
<span class="lineNum">   14848 </span>            :         { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present },
<span class="lineNum">   14849 </span>            : 
<span class="lineNum">   14850 </span>            :         /* Apple Macbook 2,1 (Core 2 T7400) */
<span class="lineNum">   14851 </span>            :         { 0x27a2, 0x8086, 0x7270, quirk_backlight_present },
<span class="lineNum">   14852 </span>            : 
<span class="lineNum">   14853 </span>            :         /* Apple Macbook 4,1 */
<span class="lineNum">   14854 </span>            :         { 0x2a02, 0x106b, 0x00a1, quirk_backlight_present },
<span class="lineNum">   14855 </span>            : 
<span class="lineNum">   14856 </span>            :         /* Toshiba CB35 Chromebook (Celeron 2955U) */
<span class="lineNum">   14857 </span>            :         { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present },
<span class="lineNum">   14858 </span>            : 
<span class="lineNum">   14859 </span>            :         /* HP Chromebook 14 (Celeron 2955U) */
<span class="lineNum">   14860 </span>            :         { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present },
<span class="lineNum">   14861 </span>            : 
<span class="lineNum">   14862 </span>            :         /* Dell Chromebook 11 */
<span class="lineNum">   14863 </span>            :         { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present },
<span class="lineNum">   14864 </span>            : 
<span class="lineNum">   14865 </span>            :         /* Dell Chromebook 11 (2015 version) */
<span class="lineNum">   14866 </span>            :         { 0x0a16, 0x1028, 0x0a35, quirk_backlight_present },
<a name="14867"><span class="lineNum">   14867 </span>            : };</a>
<span class="lineNum">   14868 </span>            : 
<span class="lineNum">   14869 </span><span class="lineNoCov">          0 : static void intel_init_quirks(struct drm_device *dev)</span>
<span class="lineNum">   14870 </span>            : {
<span class="lineNum">   14871 </span><span class="lineNoCov">          0 :         struct pci_dev *d = dev-&gt;pdev;</span>
<span class="lineNum">   14872 </span>            :         int i;
<span class="lineNum">   14873 </span>            : 
<span class="lineNum">   14874 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(intel_quirks); i++) {</span>
<span class="lineNum">   14875 </span><span class="lineNoCov">          0 :                 struct intel_quirk *q = &amp;intel_quirks[i];</span>
<span class="lineNum">   14876 </span>            : 
<span class="lineNum">   14877 </span><span class="lineNoCov">          0 :                 if (d-&gt;device == q-&gt;device &amp;&amp;</span>
<span class="lineNum">   14878 </span><span class="lineNoCov">          0 :                     (d-&gt;subsystem_vendor == q-&gt;subsystem_vendor ||</span>
<span class="lineNum">   14879 </span><span class="lineNoCov">          0 :                      q-&gt;subsystem_vendor == PCI_ANY_ID) &amp;&amp;</span>
<span class="lineNum">   14880 </span><span class="lineNoCov">          0 :                     (d-&gt;subsystem_device == q-&gt;subsystem_device ||</span>
<span class="lineNum">   14881 </span><span class="lineNoCov">          0 :                      q-&gt;subsystem_device == PCI_ANY_ID))</span>
<span class="lineNum">   14882 </span><span class="lineNoCov">          0 :                         q-&gt;hook(dev);</span>
<span class="lineNum">   14883 </span>            :         }
<span class="lineNum">   14884 </span>            : #ifdef notyet
<span class="lineNum">   14885 </span>            :         for (i = 0; i &lt; ARRAY_SIZE(intel_dmi_quirks); i++) {
<span class="lineNum">   14886 </span>            :                 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
<span class="lineNum">   14887 </span>            :                         intel_dmi_quirks[i].hook(dev);
<span class="lineNum">   14888 </span>            :         }
<span class="lineNum">   14889 </span>            : #endif
<span class="lineNum">   14890 </span><span class="lineNoCov">          0 : }</span>
<a name="14891"><span class="lineNum">   14891 </span>            : </a>
<span class="lineNum">   14892 </span>            : /* Disable the VGA plane that we never use */
<span class="lineNum">   14893 </span><span class="lineNoCov">          0 : static void i915_disable_vga(struct drm_device *dev)</span>
<span class="lineNum">   14894 </span>            : {
<span class="lineNum">   14895 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14896 </span>            :         u8 sr1;
<span class="lineNum">   14897 </span><span class="lineNoCov">          0 :         u32 vga_reg = i915_vgacntrl_reg(dev);</span>
<span class="lineNum">   14898 </span>            : 
<span class="lineNum">   14899 </span>            :         /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */
<span class="lineNum">   14900 </span><span class="lineNoCov">          0 :         vga_get_uninterruptible(dev-&gt;pdev, VGA_RSRC_LEGACY_IO);</span>
<span class="lineNum">   14901 </span>            : #ifdef __linux__
<span class="lineNum">   14902 </span>            :         outb(SR01, VGA_SR_INDEX);
<span class="lineNum">   14903 </span>            :         sr1 = inb(VGA_SR_DATA);
<span class="lineNum">   14904 </span>            :         outb(sr1 | 1&lt;&lt;5, VGA_SR_DATA);
<span class="lineNum">   14905 </span>            : #else
<span class="lineNum">   14906 </span><span class="lineNoCov">          0 :         outb(VGA_SR_INDEX, SR01);</span>
<span class="lineNum">   14907 </span><span class="lineNoCov">          0 :         sr1 = inb(VGA_SR_DATA);</span>
<span class="lineNum">   14908 </span><span class="lineNoCov">          0 :         outb(VGA_SR_DATA, sr1 | 1&lt;&lt;5);</span>
<span class="lineNum">   14909 </span>            : #endif
<span class="lineNum">   14910 </span><span class="lineNoCov">          0 :         vga_put(dev-&gt;pdev, VGA_RSRC_LEGACY_IO);</span>
<span class="lineNum">   14911 </span><span class="lineNoCov">          0 :         udelay(300);</span>
<span class="lineNum">   14912 </span>            : 
<span class="lineNum">   14913 </span><span class="lineNoCov">          0 :         I915_WRITE(vga_reg, VGA_DISP_DISABLE);</span>
<span class="lineNum">   14914 </span><span class="lineNoCov">          0 :         POSTING_READ(vga_reg);</span>
<a name="14915"><span class="lineNum">   14915 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14916 </span>            : 
<span class="lineNum">   14917 </span><span class="lineNoCov">          0 : void intel_modeset_init_hw(struct drm_device *dev)</span>
<span class="lineNum">   14918 </span>            : {
<span class="lineNum">   14919 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev);</span>
<span class="lineNum">   14920 </span><span class="lineNoCov">          0 :         intel_prepare_ddi(dev);</span>
<span class="lineNum">   14921 </span><span class="lineNoCov">          0 :         intel_init_clock_gating(dev);</span>
<span class="lineNum">   14922 </span><span class="lineNoCov">          0 :         intel_enable_gt_powersave(dev);</span>
<a name="14923"><span class="lineNum">   14923 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   14924 </span>            : 
<span class="lineNum">   14925 </span><span class="lineNoCov">          0 : void intel_modeset_init(struct drm_device *dev)</span>
<span class="lineNum">   14926 </span>            : {
<span class="lineNum">   14927 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   14928 </span>            :         int sprite, ret;
<span class="lineNum">   14929 </span>            :         enum pipe pipe;
<span class="lineNum">   14930 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">   14931 </span>            : 
<span class="lineNum">   14932 </span><span class="lineNoCov">          0 :         drm_mode_config_init(dev);</span>
<span class="lineNum">   14933 </span>            : 
<span class="lineNum">   14934 </span><span class="lineNoCov">          0 :         dev-&gt;mode_config.min_width = 0;</span>
<span class="lineNum">   14935 </span><span class="lineNoCov">          0 :         dev-&gt;mode_config.min_height = 0;</span>
<span class="lineNum">   14936 </span>            : 
<span class="lineNum">   14937 </span><span class="lineNoCov">          0 :         dev-&gt;mode_config.preferred_depth = 24;</span>
<span class="lineNum">   14938 </span><span class="lineNoCov">          0 :         dev-&gt;mode_config.prefer_shadow = 1;</span>
<span class="lineNum">   14939 </span>            : 
<span class="lineNum">   14940 </span><span class="lineNoCov">          0 :         dev-&gt;mode_config.allow_fb_modifiers = true;</span>
<span class="lineNum">   14941 </span>            : 
<span class="lineNum">   14942 </span><span class="lineNoCov">          0 :         dev-&gt;mode_config.funcs = &amp;intel_mode_funcs;</span>
<span class="lineNum">   14943 </span>            : 
<span class="lineNum">   14944 </span><span class="lineNoCov">          0 :         intel_init_quirks(dev);</span>
<span class="lineNum">   14945 </span>            : 
<span class="lineNum">   14946 </span><span class="lineNoCov">          0 :         intel_init_pm(dev);</span>
<span class="lineNum">   14947 </span>            : 
<span class="lineNum">   14948 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;num_pipes == 0)</span>
<span class="lineNum">   14949 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   14950 </span>            : 
<span class="lineNum">   14951 </span>            :         /*
<span class="lineNum">   14952 </span>            :          * There may be no VBT; and if the BIOS enabled SSC we can
<span class="lineNum">   14953 </span>            :          * just keep using it to avoid unnecessary flicker.  Whereas if the
<span class="lineNum">   14954 </span>            :          * BIOS isn't using it, don't assume it will work even if the VBT
<span class="lineNum">   14955 </span>            :          * indicates as much.
<span class="lineNum">   14956 </span>            :          */
<span class="lineNum">   14957 </span><span class="lineNoCov">          0 :         if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {</span>
<span class="lineNum">   14958 </span><span class="lineNoCov">          0 :                 bool bios_lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) &amp;</span>
<span class="lineNum">   14959 </span>            :                                             DREF_SSC1_ENABLE);
<span class="lineNum">   14960 </span>            : 
<span class="lineNum">   14961 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;vbt.lvds_use_ssc != bios_lvds_use_ssc) {</span>
<span class="lineNum">   14962 </span>            :                         DRM_DEBUG_KMS(&quot;SSC %sabled by BIOS, overriding VBT which says %sabled\n&quot;,
<span class="lineNum">   14963 </span>            :                                      bios_lvds_use_ssc ? &quot;en&quot; : &quot;dis&quot;,
<span class="lineNum">   14964 </span>            :                                      dev_priv-&gt;vbt.lvds_use_ssc ? &quot;en&quot; : &quot;dis&quot;);
<span class="lineNum">   14965 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;vbt.lvds_use_ssc = bios_lvds_use_ssc;</span>
<span class="lineNum">   14966 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   14967 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   14968 </span>            : 
<span class="lineNum">   14969 </span><span class="lineNoCov">          0 :         intel_init_display(dev);</span>
<span class="lineNum">   14970 </span><span class="lineNoCov">          0 :         intel_init_audio(dev);</span>
<span class="lineNum">   14971 </span>            : 
<span class="lineNum">   14972 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev)) {</span>
<span class="lineNum">   14973 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.max_width = 2048;</span>
<span class="lineNum">   14974 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.max_height = 2048;</span>
<span class="lineNum">   14975 </span><span class="lineNoCov">          0 :         } else if (IS_GEN3(dev)) {</span>
<span class="lineNum">   14976 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.max_width = 4096;</span>
<span class="lineNum">   14977 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.max_height = 4096;</span>
<span class="lineNum">   14978 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   14979 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.max_width = 8192;</span>
<span class="lineNum">   14980 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.max_height = 8192;</span>
<span class="lineNum">   14981 </span>            :         }
<span class="lineNum">   14982 </span>            : 
<span class="lineNum">   14983 </span><span class="lineNoCov">          0 :         if (IS_845G(dev) || IS_I865G(dev)) {</span>
<span class="lineNum">   14984 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.cursor_width = IS_845G(dev) ? 64 : 512;</span>
<span class="lineNum">   14985 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.cursor_height = 1023;</span>
<span class="lineNum">   14986 </span><span class="lineNoCov">          0 :         } else if (IS_GEN2(dev)) {</span>
<span class="lineNum">   14987 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.cursor_width = GEN2_CURSOR_WIDTH;</span>
<span class="lineNum">   14988 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.cursor_height = GEN2_CURSOR_HEIGHT;</span>
<span class="lineNum">   14989 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   14990 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.cursor_width = MAX_CURSOR_WIDTH;</span>
<span class="lineNum">   14991 </span><span class="lineNoCov">          0 :                 dev-&gt;mode_config.cursor_height = MAX_CURSOR_HEIGHT;</span>
<span class="lineNum">   14992 </span>            :         }
<span class="lineNum">   14993 </span>            : 
<span class="lineNum">   14994 </span><span class="lineNoCov">          0 :         dev-&gt;mode_config.fb_base = dev_priv-&gt;gtt.mappable_base;</span>
<span class="lineNum">   14995 </span>            : 
<span class="lineNum">   14996 </span>            :         DRM_DEBUG_KMS(&quot;%d display pipe%s available.\n&quot;,
<span class="lineNum">   14997 </span>            :                       INTEL_INFO(dev)-&gt;num_pipes,
<span class="lineNum">   14998 </span>            :                       INTEL_INFO(dev)-&gt;num_pipes &gt; 1 ? &quot;s&quot; : &quot;&quot;);
<span class="lineNum">   14999 </span>            : 
<span class="lineNum">   15000 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">   15001 </span><span class="lineNoCov">          0 :                 intel_crtc_init(dev, pipe);</span>
<span class="lineNum">   15002 </span><span class="lineNoCov">          0 :                 for_each_sprite(dev_priv, pipe, sprite) {</span>
<span class="lineNum">   15003 </span><span class="lineNoCov">          0 :                         ret = intel_plane_init(dev, pipe, sprite);</span>
<span class="lineNum">   15004 </span>            :                         if (ret)
<span class="lineNum">   15005 </span>            :                                 DRM_DEBUG_KMS(&quot;pipe %c sprite %c init failed: %d\n&quot;,
<span class="lineNum">   15006 </span>            :                                               pipe_name(pipe), sprite_name(pipe, sprite), ret);
<span class="lineNum">   15007 </span>            :                 }
<span class="lineNum">   15008 </span>            :         }
<span class="lineNum">   15009 </span>            : 
<span class="lineNum">   15010 </span><span class="lineNoCov">          0 :         intel_update_czclk(dev_priv);</span>
<span class="lineNum">   15011 </span><span class="lineNoCov">          0 :         intel_update_cdclk(dev);</span>
<span class="lineNum">   15012 </span>            : 
<span class="lineNum">   15013 </span><span class="lineNoCov">          0 :         intel_shared_dpll_init(dev);</span>
<span class="lineNum">   15014 </span>            : 
<span class="lineNum">   15015 </span>            :         /* Just disable it once at startup */
<span class="lineNum">   15016 </span><span class="lineNoCov">          0 :         i915_disable_vga(dev);</span>
<span class="lineNum">   15017 </span><span class="lineNoCov">          0 :         intel_setup_outputs(dev);</span>
<span class="lineNum">   15018 </span>            : 
<span class="lineNum">   15019 </span>            :         /* Just in case the BIOS is doing something questionable. */
<span class="lineNum">   15020 </span><span class="lineNoCov">          0 :         intel_fbc_disable(dev_priv);</span>
<span class="lineNum">   15021 </span>            : 
<span class="lineNum">   15022 </span><span class="lineNoCov">          0 :         drm_modeset_lock_all(dev);</span>
<span class="lineNum">   15023 </span><span class="lineNoCov">          0 :         intel_modeset_setup_hw_state(dev);</span>
<span class="lineNum">   15024 </span><span class="lineNoCov">          0 :         drm_modeset_unlock_all(dev);</span>
<span class="lineNum">   15025 </span>            : 
<span class="lineNum">   15026 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   15027 </span><span class="lineNoCov">          0 :                 struct intel_initial_plane_config plane_config = {};</span>
<span class="lineNum">   15028 </span>            : 
<span class="lineNum">   15029 </span><span class="lineNoCov">          0 :                 if (!crtc-&gt;active)</span>
<span class="lineNum">   15030 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   15031 </span>            : 
<span class="lineNum">   15032 </span>            :                 /*
<span class="lineNum">   15033 </span>            :                  * Note that reserving the BIOS fb up front prevents us
<span class="lineNum">   15034 </span>            :                  * from stuffing other stolen allocations like the ring
<span class="lineNum">   15035 </span>            :                  * on top.  This prevents some ugliness at boot time, and
<span class="lineNum">   15036 </span>            :                  * can even allow for smooth boot transitions if the BIOS
<span class="lineNum">   15037 </span>            :                  * fb is large enough for the active pipe configuration.
<span class="lineNum">   15038 </span>            :                  */
<span class="lineNum">   15039 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_initial_plane_config(crtc,</span>
<span class="lineNum">   15040 </span>            :                                                            &amp;plane_config);
<span class="lineNum">   15041 </span>            : 
<span class="lineNum">   15042 </span>            :                 /*
<span class="lineNum">   15043 </span>            :                  * If the fb is shared between multiple heads, we'll
<span class="lineNum">   15044 </span>            :                  * just get the first one.
<span class="lineNum">   15045 </span>            :                  */
<span class="lineNum">   15046 </span><span class="lineNoCov">          0 :                 intel_find_initial_plane_obj(crtc, &amp;plane_config);</span>
<span class="lineNum">   15047 </span><span class="lineNoCov">          0 :         }</span>
<a name="15048"><span class="lineNum">   15048 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15049 </span>            : 
<span class="lineNum">   15050 </span><span class="lineNoCov">          0 : static void intel_enable_pipe_a(struct drm_device *dev)</span>
<span class="lineNum">   15051 </span>            : {
<span class="lineNum">   15052 </span>            :         struct intel_connector *connector;
<span class="lineNum">   15053 </span>            :         struct drm_connector *crt = NULL;
<span class="lineNum">   15054 </span><span class="lineNoCov">          0 :         struct intel_load_detect_pipe load_detect_temp;</span>
<span class="lineNum">   15055 </span><span class="lineNoCov">          0 :         struct drm_modeset_acquire_ctx *ctx = dev-&gt;mode_config.acquire_ctx;</span>
<span class="lineNum">   15056 </span>            : 
<span class="lineNum">   15057 </span>            :         /* We can't just switch on the pipe A, we need to set things up with a
<span class="lineNum">   15058 </span>            :          * proper mode and output configuration. As a gross hack, enable pipe A
<span class="lineNum">   15059 </span>            :          * by enabling the load detect pipe once. */
<span class="lineNum">   15060 </span><span class="lineNoCov">          0 :         for_each_intel_connector(dev, connector) {</span>
<span class="lineNum">   15061 </span><span class="lineNoCov">          0 :                 if (connector-&gt;encoder-&gt;type == INTEL_OUTPUT_ANALOG) {</span>
<span class="lineNum">   15062 </span>            :                         crt = &amp;connector-&gt;base;
<span class="lineNum">   15063 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">   15064 </span>            :                 }
<span class="lineNum">   15065 </span>            :         }
<span class="lineNum">   15066 </span>            : 
<span class="lineNum">   15067 </span><span class="lineNoCov">          0 :         if (!crt)</span>
<span class="lineNum">   15068 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   15069 </span>            : 
<span class="lineNum">   15070 </span><span class="lineNoCov">          0 :         if (intel_get_load_detect_pipe(crt, NULL, &amp;load_detect_temp, ctx))</span>
<span class="lineNum">   15071 </span><span class="lineNoCov">          0 :                 intel_release_load_detect_pipe(crt, &amp;load_detect_temp, ctx);</span>
<span class="lineNum">   15072 </span><span class="lineNoCov">          0 : }</span>
<a name="15073"><span class="lineNum">   15073 </span>            : </a>
<span class="lineNum">   15074 </span>            : static bool
<span class="lineNum">   15075 </span><span class="lineNoCov">          0 : intel_check_plane_mapping(struct intel_crtc *crtc)</span>
<span class="lineNum">   15076 </span>            : {
<span class="lineNum">   15077 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   15078 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15079 </span>            :         u32 val;
<span class="lineNum">   15080 </span>            : 
<span class="lineNum">   15081 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;num_pipes == 1)</span>
<span class="lineNum">   15082 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   15083 </span>            : 
<span class="lineNum">   15084 </span><span class="lineNoCov">          0 :         val = I915_READ(DSPCNTR(!crtc-&gt;plane));</span>
<span class="lineNum">   15085 </span>            : 
<span class="lineNum">   15086 </span><span class="lineNoCov">          0 :         if ((val &amp; DISPLAY_PLANE_ENABLE) &amp;&amp;</span>
<span class="lineNum">   15087 </span><span class="lineNoCov">          0 :             (!!(val &amp; DISPPLANE_SEL_PIPE_MASK) == crtc-&gt;pipe))</span>
<span class="lineNum">   15088 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">   15089 </span>            : 
<span class="lineNum">   15090 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="15091"><span class="lineNum">   15091 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15092 </span>            : 
<span class="lineNum">   15093 </span><span class="lineNoCov">          0 : static bool intel_crtc_has_encoders(struct intel_crtc *crtc)</span>
<span class="lineNum">   15094 </span>            : {
<span class="lineNum">   15095 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   15096 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   15097 </span>            : 
<span class="lineNum">   15098 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, &amp;crtc-&gt;base, encoder)</span>
<span class="lineNum">   15099 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">   15100 </span>            : 
<span class="lineNum">   15101 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="15102"><span class="lineNum">   15102 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15103 </span>            : 
<span class="lineNum">   15104 </span><span class="lineNoCov">          0 : static void intel_sanitize_crtc(struct intel_crtc *crtc)</span>
<span class="lineNum">   15105 </span>            : {
<span class="lineNum">   15106 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">   15107 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15108 </span>            :         u32 reg;
<span class="lineNum">   15109 </span>            : 
<span class="lineNum">   15110 </span>            :         /* Clear any frame start delays used for debugging left by the BIOS */
<span class="lineNum">   15111 </span><span class="lineNoCov">          0 :         reg = PIPECONF(crtc-&gt;config-&gt;cpu_transcoder);</span>
<span class="lineNum">   15112 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, I915_READ(reg) &amp; ~PIPECONF_FRAME_START_DELAY_MASK);</span>
<span class="lineNum">   15113 </span>            : 
<span class="lineNum">   15114 </span>            :         /* restore vblank interrupts to correct state */
<span class="lineNum">   15115 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_reset(&amp;crtc-&gt;base);</span>
<span class="lineNum">   15116 </span><span class="lineNoCov">          0 :         if (crtc-&gt;active) {</span>
<span class="lineNum">   15117 </span>            :                 struct intel_plane *plane;
<span class="lineNum">   15118 </span>            : 
<span class="lineNum">   15119 </span><span class="lineNoCov">          0 :                 drm_crtc_vblank_on(&amp;crtc-&gt;base);</span>
<span class="lineNum">   15120 </span>            : 
<span class="lineNum">   15121 </span>            :                 /* Disable everything but the primary plane */
<span class="lineNum">   15122 </span><span class="lineNoCov">          0 :                 for_each_intel_plane_on_crtc(dev, crtc, plane) {</span>
<span class="lineNum">   15123 </span><span class="lineNoCov">          0 :                         if (plane-&gt;base.type == DRM_PLANE_TYPE_PRIMARY)</span>
<span class="lineNum">   15124 </span>            :                                 continue;
<span class="lineNum">   15125 </span>            : 
<span class="lineNum">   15126 </span><span class="lineNoCov">          0 :                         plane-&gt;disable_plane(&amp;plane-&gt;base, &amp;crtc-&gt;base);</span>
<span class="lineNum">   15127 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15128 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   15129 </span>            : 
<span class="lineNum">   15130 </span>            :         /* We need to sanitize the plane -&gt; pipe mapping first because this will
<span class="lineNum">   15131 </span>            :          * disable the crtc (and hence change the state) if it is wrong. Note
<span class="lineNum">   15132 </span>            :          * that gen4+ has a fixed plane -&gt; pipe mapping.  */
<span class="lineNum">   15133 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 4 &amp;&amp; !intel_check_plane_mapping(crtc)) {</span>
<span class="lineNum">   15134 </span>            :                 bool plane;
<span class="lineNum">   15135 </span>            : 
<span class="lineNum">   15136 </span>            :                 DRM_DEBUG_KMS(&quot;[CRTC:%d] wrong plane connection detected!\n&quot;,
<span class="lineNum">   15137 </span>            :                               crtc-&gt;base.base.id);
<span class="lineNum">   15138 </span>            : 
<span class="lineNum">   15139 </span>            :                 /* Pipe has the wrong plane attached and the plane is active.
<span class="lineNum">   15140 </span>            :                  * Temporarily change the plane mapping and disable everything
<span class="lineNum">   15141 </span>            :                  * ...  */
<span class="lineNum">   15142 </span><span class="lineNoCov">          0 :                 plane = crtc-&gt;plane;</span>
<span class="lineNum">   15143 </span><span class="lineNoCov">          0 :                 to_intel_plane_state(crtc-&gt;base.primary-&gt;state)-&gt;visible = true;</span>
<span class="lineNum">   15144 </span><span class="lineNoCov">          0 :                 crtc-&gt;plane = !plane;</span>
<span class="lineNum">   15145 </span><span class="lineNoCov">          0 :                 intel_crtc_disable_noatomic(&amp;crtc-&gt;base);</span>
<span class="lineNum">   15146 </span><span class="lineNoCov">          0 :                 crtc-&gt;plane = plane;</span>
<span class="lineNum">   15147 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   15148 </span>            : 
<span class="lineNum">   15149 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;quirks &amp; QUIRK_PIPEA_FORCE &amp;&amp;</span>
<span class="lineNum">   15150 </span><span class="lineNoCov">          0 :             crtc-&gt;pipe == PIPE_A &amp;&amp; !crtc-&gt;active) {</span>
<span class="lineNum">   15151 </span>            :                 /* BIOS forgot to enable pipe A, this mostly happens after
<span class="lineNum">   15152 </span>            :                  * resume. Force-enable the pipe to fix this, the update_dpms
<span class="lineNum">   15153 </span>            :                  * call below we restore the pipe to the right state, but leave
<span class="lineNum">   15154 </span>            :                  * the required bits on. */
<span class="lineNum">   15155 </span><span class="lineNoCov">          0 :                 intel_enable_pipe_a(dev);</span>
<span class="lineNum">   15156 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   15157 </span>            : 
<span class="lineNum">   15158 </span>            :         /* Adjust the state of the output pipe according to whether we
<span class="lineNum">   15159 </span>            :          * have active connectors/encoders. */
<span class="lineNum">   15160 </span><span class="lineNoCov">          0 :         if (!intel_crtc_has_encoders(crtc))</span>
<span class="lineNum">   15161 </span><span class="lineNoCov">          0 :                 intel_crtc_disable_noatomic(&amp;crtc-&gt;base);</span>
<span class="lineNum">   15162 </span>            : 
<span class="lineNum">   15163 </span><span class="lineNoCov">          0 :         if (crtc-&gt;active != crtc-&gt;base.state-&gt;active) {</span>
<span class="lineNum">   15164 </span>            :                 struct intel_encoder *encoder;
<span class="lineNum">   15165 </span>            : 
<span class="lineNum">   15166 </span>            :                 /* This can happen either due to bugs in the get_hw_state
<span class="lineNum">   15167 </span>            :                  * functions or because of calls to intel_crtc_disable_noatomic,
<span class="lineNum">   15168 </span>            :                  * or because the pipe is force-enabled due to the
<span class="lineNum">   15169 </span>            :                  * pipe A quirk. */
<span class="lineNum">   15170 </span>            :                 DRM_DEBUG_KMS(&quot;[CRTC:%d] hw state adjusted, was %s, now %s\n&quot;,
<span class="lineNum">   15171 </span>            :                               crtc-&gt;base.base.id,
<span class="lineNum">   15172 </span>            :                               crtc-&gt;base.state-&gt;enable ? &quot;enabled&quot; : &quot;disabled&quot;,
<span class="lineNum">   15173 </span>            :                               crtc-&gt;active ? &quot;enabled&quot; : &quot;disabled&quot;);
<span class="lineNum">   15174 </span>            : 
<span class="lineNum">   15175 </span><span class="lineNoCov">          0 :                 WARN_ON(drm_atomic_set_mode_for_crtc(crtc-&gt;base.state, NULL) &lt; 0);</span>
<span class="lineNum">   15176 </span><span class="lineNoCov">          0 :                 crtc-&gt;base.state-&gt;active = crtc-&gt;active;</span>
<span class="lineNum">   15177 </span><span class="lineNoCov">          0 :                 crtc-&gt;base.enabled = crtc-&gt;active;</span>
<span class="lineNum">   15178 </span>            : 
<span class="lineNum">   15179 </span>            :                 /* Because we only establish the connector -&gt; encoder -&gt;
<span class="lineNum">   15180 </span>            :                  * crtc links if something is active, this means the
<span class="lineNum">   15181 </span>            :                  * crtc is now deactivated. Break the links. connector
<span class="lineNum">   15182 </span>            :                  * -&gt; encoder links are only establish when things are
<span class="lineNum">   15183 </span>            :                  *  actually up, hence no need to break them. */
<span class="lineNum">   15184 </span><span class="lineNoCov">          0 :                 WARN_ON(crtc-&gt;active);</span>
<span class="lineNum">   15185 </span>            : 
<span class="lineNum">   15186 </span><span class="lineNoCov">          0 :                 for_each_encoder_on_crtc(dev, &amp;crtc-&gt;base, encoder)</span>
<span class="lineNum">   15187 </span><span class="lineNoCov">          0 :                         encoder-&gt;base.crtc = NULL;</span>
<span class="lineNum">   15188 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   15189 </span>            : 
<span class="lineNum">   15190 </span><span class="lineNoCov">          0 :         if (crtc-&gt;active || HAS_GMCH_DISPLAY(dev)) {</span>
<span class="lineNum">   15191 </span>            :                 /*
<span class="lineNum">   15192 </span>            :                  * We start out with underrun reporting disabled to avoid races.
<span class="lineNum">   15193 </span>            :                  * For correct bookkeeping mark this on active crtcs.
<span class="lineNum">   15194 </span>            :                  *
<span class="lineNum">   15195 </span>            :                  * Also on gmch platforms we dont have any hardware bits to
<span class="lineNum">   15196 </span>            :                  * disable the underrun reporting. Which means we need to start
<span class="lineNum">   15197 </span>            :                  * out with underrun reporting disabled also on inactive pipes,
<span class="lineNum">   15198 </span>            :                  * since otherwise we'll complain about the garbage we read when
<span class="lineNum">   15199 </span>            :                  * e.g. coming up after runtime pm.
<span class="lineNum">   15200 </span>            :                  *
<span class="lineNum">   15201 </span>            :                  * No protection against concurrent access is required - at
<span class="lineNum">   15202 </span>            :                  * worst a fifo underrun happens which also sets this to false.
<span class="lineNum">   15203 </span>            :                  */
<span class="lineNum">   15204 </span><span class="lineNoCov">          0 :                 crtc-&gt;cpu_fifo_underrun_disabled = true;</span>
<span class="lineNum">   15205 </span><span class="lineNoCov">          0 :                 crtc-&gt;pch_fifo_underrun_disabled = true;</span>
<span class="lineNum">   15206 </span><span class="lineNoCov">          0 :         }</span>
<a name="15207"><span class="lineNum">   15207 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15208 </span>            : 
<span class="lineNum">   15209 </span><span class="lineNoCov">          0 : static void intel_sanitize_encoder(struct intel_encoder *encoder)</span>
<span class="lineNum">   15210 </span>            : {
<span class="lineNum">   15211 </span>            :         struct intel_connector *connector;
<span class="lineNum">   15212 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">   15213 </span>            :         bool active = false;
<span class="lineNum">   15214 </span>            : 
<span class="lineNum">   15215 </span>            :         /* We need to check both for a crtc link (meaning that the
<span class="lineNum">   15216 </span>            :          * encoder is active and trying to read from a pipe) and the
<span class="lineNum">   15217 </span>            :          * pipe itself being active. */
<span class="lineNum">   15218 </span><span class="lineNoCov">          0 :         bool has_active_crtc = encoder-&gt;base.crtc &amp;&amp;</span>
<span class="lineNum">   15219 </span><span class="lineNoCov">          0 :                 to_intel_crtc(encoder-&gt;base.crtc)-&gt;active;</span>
<span class="lineNum">   15220 </span>            : 
<span class="lineNum">   15221 </span><span class="lineNoCov">          0 :         for_each_intel_connector(dev, connector) {</span>
<span class="lineNum">   15222 </span><span class="lineNoCov">          0 :                 if (connector-&gt;base.encoder != &amp;encoder-&gt;base)</span>
<span class="lineNum">   15223 </span>            :                         continue;
<span class="lineNum">   15224 </span>            : 
<span class="lineNum">   15225 </span>            :                 active = true;
<span class="lineNum">   15226 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   15227 </span>            :         }
<span class="lineNum">   15228 </span>            : 
<span class="lineNum">   15229 </span><span class="lineNoCov">          0 :         if (active &amp;&amp; !has_active_crtc) {</span>
<span class="lineNum">   15230 </span>            :                 DRM_DEBUG_KMS(&quot;[ENCODER:%d:%s] has active connectors but no active pipe!\n&quot;,
<span class="lineNum">   15231 </span>            :                               encoder-&gt;base.base.id,
<span class="lineNum">   15232 </span>            :                               encoder-&gt;base.name);
<span class="lineNum">   15233 </span>            : 
<span class="lineNum">   15234 </span>            :                 /* Connector is active, but has no active pipe. This is
<span class="lineNum">   15235 </span>            :                  * fallout from our resume register restoring. Disable
<span class="lineNum">   15236 </span>            :                  * the encoder manually again. */
<span class="lineNum">   15237 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;base.crtc) {</span>
<span class="lineNum">   15238 </span>            :                         DRM_DEBUG_KMS(&quot;[ENCODER:%d:%s] manually disabled\n&quot;,
<span class="lineNum">   15239 </span>            :                                       encoder-&gt;base.base.id,
<span class="lineNum">   15240 </span>            :                                       encoder-&gt;base.name);
<span class="lineNum">   15241 </span><span class="lineNoCov">          0 :                         encoder-&gt;disable(encoder);</span>
<span class="lineNum">   15242 </span><span class="lineNoCov">          0 :                         if (encoder-&gt;post_disable)</span>
<span class="lineNum">   15243 </span><span class="lineNoCov">          0 :                                 encoder-&gt;post_disable(encoder);</span>
<span class="lineNum">   15244 </span>            :                 }
<span class="lineNum">   15245 </span><span class="lineNoCov">          0 :                 encoder-&gt;base.crtc = NULL;</span>
<span class="lineNum">   15246 </span>            : 
<span class="lineNum">   15247 </span>            :                 /* Inconsistent output/port/pipe state happens presumably due to
<span class="lineNum">   15248 </span>            :                  * a bug in one of the get_hw_state functions. Or someplace else
<span class="lineNum">   15249 </span>            :                  * in our code, like the register restore mess on resume. Clamp
<span class="lineNum">   15250 </span>            :                  * things to off as a safer default. */
<span class="lineNum">   15251 </span><span class="lineNoCov">          0 :                 for_each_intel_connector(dev, connector) {</span>
<span class="lineNum">   15252 </span><span class="lineNoCov">          0 :                         if (connector-&gt;encoder != encoder)</span>
<span class="lineNum">   15253 </span>            :                                 continue;
<span class="lineNum">   15254 </span><span class="lineNoCov">          0 :                         connector-&gt;base.dpms = DRM_MODE_DPMS_OFF;</span>
<span class="lineNum">   15255 </span><span class="lineNoCov">          0 :                         connector-&gt;base.encoder = NULL;</span>
<span class="lineNum">   15256 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15257 </span>            :         }
<span class="lineNum">   15258 </span>            :         /* Enabled encoders without active connectors will be fixed in
<span class="lineNum">   15259 </span>            :          * the crtc fixup. */
<a name="15260"><span class="lineNum">   15260 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15261 </span>            : 
<span class="lineNum">   15262 </span><span class="lineNoCov">          0 : void i915_redisable_vga_power_on(struct drm_device *dev)</span>
<span class="lineNum">   15263 </span>            : {
<span class="lineNum">   15264 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15265 </span><span class="lineNoCov">          0 :         u32 vga_reg = i915_vgacntrl_reg(dev);</span>
<span class="lineNum">   15266 </span>            : 
<span class="lineNum">   15267 </span><span class="lineNoCov">          0 :         if (!(I915_READ(vga_reg) &amp; VGA_DISP_DISABLE)) {</span>
<span class="lineNum">   15268 </span>            :                 DRM_DEBUG_KMS(&quot;Something enabled VGA plane, disabling it\n&quot;);
<span class="lineNum">   15269 </span><span class="lineNoCov">          0 :                 i915_disable_vga(dev);</span>
<span class="lineNum">   15270 </span><span class="lineNoCov">          0 :         }</span>
<a name="15271"><span class="lineNum">   15271 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15272 </span>            : 
<span class="lineNum">   15273 </span><span class="lineNoCov">          0 : void i915_redisable_vga(struct drm_device *dev)</span>
<span class="lineNum">   15274 </span>            : {
<span class="lineNum">   15275 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15276 </span>            : 
<span class="lineNum">   15277 </span>            :         /* This function can be called both from intel_modeset_setup_hw_state or
<span class="lineNum">   15278 </span>            :          * at a very early point in our resume sequence, where the power well
<span class="lineNum">   15279 </span>            :          * structures are not yet restored. Since this function is at a very
<span class="lineNum">   15280 </span>            :          * paranoid &quot;someone might have enabled VGA while we were not looking&quot;
<span class="lineNum">   15281 </span>            :          * level, just check if the power well is enabled instead of trying to
<span class="lineNum">   15282 </span>            :          * follow the &quot;don't touch the power well if we don't need it&quot; policy
<span class="lineNum">   15283 </span>            :          * the rest of the driver uses. */
<span class="lineNum">   15284 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_VGA))</span>
<span class="lineNum">   15285 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   15286 </span>            : 
<span class="lineNum">   15287 </span><span class="lineNoCov">          0 :         i915_redisable_vga_power_on(dev);</span>
<a name="15288"><span class="lineNum">   15288 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15289 </span>            : 
<span class="lineNum">   15290 </span><span class="lineNoCov">          0 : static bool primary_get_hw_state(struct intel_plane *plane)</span>
<span class="lineNum">   15291 </span>            : {
<span class="lineNum">   15292 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(plane-&gt;base.dev);</span>
<span class="lineNum">   15293 </span>            : 
<span class="lineNum">   15294 </span><span class="lineNoCov">          0 :         return I915_READ(DSPCNTR(plane-&gt;plane)) &amp; DISPLAY_PLANE_ENABLE;</span>
<span class="lineNum">   15295 </span>            : }
<a name="15296"><span class="lineNum">   15296 </span>            : </a>
<span class="lineNum">   15297 </span>            : /* FIXME read out full plane state for all planes */
<span class="lineNum">   15298 </span><span class="lineNoCov">          0 : static void readout_plane_state(struct intel_crtc *crtc)</span>
<span class="lineNum">   15299 </span>            : {
<span class="lineNum">   15300 </span><span class="lineNoCov">          0 :         struct drm_plane *primary = crtc-&gt;base.primary;</span>
<span class="lineNum">   15301 </span>            :         struct intel_plane_state *plane_state =
<span class="lineNum">   15302 </span><span class="lineNoCov">          0 :                 to_intel_plane_state(primary-&gt;state);</span>
<span class="lineNum">   15303 </span>            : 
<span class="lineNum">   15304 </span><span class="lineNoCov">          0 :         plane_state-&gt;visible =</span>
<span class="lineNum">   15305 </span><span class="lineNoCov">          0 :                 primary_get_hw_state(to_intel_plane(primary));</span>
<span class="lineNum">   15306 </span>            : 
<span class="lineNum">   15307 </span><span class="lineNoCov">          0 :         if (plane_state-&gt;visible)</span>
<span class="lineNum">   15308 </span><span class="lineNoCov">          0 :                 crtc-&gt;base.state-&gt;plane_mask |= 1 &lt;&lt; drm_plane_index(primary);</span>
<a name="15309"><span class="lineNum">   15309 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15310 </span>            : 
<span class="lineNum">   15311 </span><span class="lineNoCov">          0 : static void intel_modeset_readout_hw_state(struct drm_device *dev)</span>
<span class="lineNum">   15312 </span>            : {
<span class="lineNum">   15313 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15314 </span><span class="lineNoCov">          0 :         enum pipe pipe;</span>
<span class="lineNum">   15315 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">   15316 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   15317 </span>            :         struct intel_connector *connector;
<span class="lineNum">   15318 </span>            :         int i;
<span class="lineNum">   15319 </span>            : 
<span class="lineNum">   15320 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   15321 </span><span class="lineNoCov">          0 :                 __drm_atomic_helper_crtc_destroy_state(&amp;crtc-&gt;base, crtc-&gt;base.state);</span>
<span class="lineNum">   15322 </span><span class="lineNoCov">          0 :                 memset(crtc-&gt;config, 0, sizeof(*crtc-&gt;config));</span>
<span class="lineNum">   15323 </span><span class="lineNoCov">          0 :                 crtc-&gt;config-&gt;base.crtc = &amp;crtc-&gt;base;</span>
<span class="lineNum">   15324 </span>            : 
<span class="lineNum">   15325 </span><span class="lineNoCov">          0 :                 crtc-&gt;active = dev_priv-&gt;display.get_pipe_config(crtc,</span>
<span class="lineNum">   15326 </span><span class="lineNoCov">          0 :                                                                  crtc-&gt;config);</span>
<span class="lineNum">   15327 </span>            : 
<span class="lineNum">   15328 </span><span class="lineNoCov">          0 :                 crtc-&gt;base.state-&gt;active = crtc-&gt;active;</span>
<span class="lineNum">   15329 </span><span class="lineNoCov">          0 :                 crtc-&gt;base.enabled = crtc-&gt;active;</span>
<span class="lineNum">   15330 </span>            : 
<span class="lineNum">   15331 </span><span class="lineNoCov">          0 :                 readout_plane_state(crtc);</span>
<span class="lineNum">   15332 </span>            : 
<span class="lineNum">   15333 </span>            :                 DRM_DEBUG_KMS(&quot;[CRTC:%d] hw state readout: %s\n&quot;,
<span class="lineNum">   15334 </span>            :                               crtc-&gt;base.base.id,
<span class="lineNum">   15335 </span>            :                               crtc-&gt;active ? &quot;enabled&quot; : &quot;disabled&quot;);
<span class="lineNum">   15336 </span>            :         }
<span class="lineNum">   15337 </span>            : 
<span class="lineNum">   15338 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">   15339 </span><span class="lineNoCov">          0 :                 struct intel_shared_dpll *pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">   15340 </span>            : 
<span class="lineNum">   15341 </span><span class="lineNoCov">          0 :                 pll-&gt;on = pll-&gt;get_hw_state(dev_priv, pll,</span>
<span class="lineNum">   15342 </span><span class="lineNoCov">          0 :                                             &amp;pll-&gt;config.hw_state);</span>
<span class="lineNum">   15343 </span><span class="lineNoCov">          0 :                 pll-&gt;active = 0;</span>
<span class="lineNum">   15344 </span><span class="lineNoCov">          0 :                 pll-&gt;config.crtc_mask = 0;</span>
<span class="lineNum">   15345 </span><span class="lineNoCov">          0 :                 for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   15346 </span><span class="lineNoCov">          0 :                         if (crtc-&gt;active &amp;&amp; intel_crtc_to_shared_dpll(crtc) == pll) {</span>
<span class="lineNum">   15347 </span><span class="lineNoCov">          0 :                                 pll-&gt;active++;</span>
<span class="lineNum">   15348 </span><span class="lineNoCov">          0 :                                 pll-&gt;config.crtc_mask |= 1 &lt;&lt; crtc-&gt;pipe;</span>
<span class="lineNum">   15349 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">   15350 </span>            :                 }
<span class="lineNum">   15351 </span>            : 
<span class="lineNum">   15352 </span>            :                 DRM_DEBUG_KMS(&quot;%s hw state readout: crtc_mask 0x%08x, on %i\n&quot;,
<span class="lineNum">   15353 </span>            :                               pll-&gt;name, pll-&gt;config.crtc_mask, pll-&gt;on);
<span class="lineNum">   15354 </span>            : 
<span class="lineNum">   15355 </span><span class="lineNoCov">          0 :                 if (pll-&gt;config.crtc_mask)</span>
<span class="lineNum">   15356 </span><span class="lineNoCov">          0 :                         intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);</span>
<span class="lineNum">   15357 </span>            :         }
<span class="lineNum">   15358 </span>            : 
<span class="lineNum">   15359 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, encoder) {</span>
<span class="lineNum">   15360 </span><span class="lineNoCov">          0 :                 pipe = 0;</span>
<span class="lineNum">   15361 </span>            : 
<span class="lineNum">   15362 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;get_hw_state(encoder, &amp;pipe)) {</span>
<span class="lineNum">   15363 </span><span class="lineNoCov">          0 :                         crtc = to_intel_crtc(dev_priv-&gt;pipe_to_crtc_mapping[pipe]);</span>
<span class="lineNum">   15364 </span><span class="lineNoCov">          0 :                         encoder-&gt;base.crtc = &amp;crtc-&gt;base;</span>
<span class="lineNum">   15365 </span><span class="lineNoCov">          0 :                         encoder-&gt;get_config(encoder, crtc-&gt;config);</span>
<span class="lineNum">   15366 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">   15367 </span><span class="lineNoCov">          0 :                         encoder-&gt;base.crtc = NULL;</span>
<span class="lineNum">   15368 </span>            :                 }
<span class="lineNum">   15369 </span>            : 
<span class="lineNum">   15370 </span>            :                 DRM_DEBUG_KMS(&quot;[ENCODER:%d:%s] hw state readout: %s, pipe %c\n&quot;,
<span class="lineNum">   15371 </span>            :                               encoder-&gt;base.base.id,
<span class="lineNum">   15372 </span>            :                               encoder-&gt;base.name,
<span class="lineNum">   15373 </span>            :                               encoder-&gt;base.crtc ? &quot;enabled&quot; : &quot;disabled&quot;,
<span class="lineNum">   15374 </span>            :                               pipe_name(pipe));
<span class="lineNum">   15375 </span>            :         }
<span class="lineNum">   15376 </span>            : 
<span class="lineNum">   15377 </span><span class="lineNoCov">          0 :         for_each_intel_connector(dev, connector) {</span>
<span class="lineNum">   15378 </span><span class="lineNoCov">          0 :                 if (connector-&gt;get_hw_state(connector)) {</span>
<span class="lineNum">   15379 </span><span class="lineNoCov">          0 :                         connector-&gt;base.dpms = DRM_MODE_DPMS_ON;</span>
<span class="lineNum">   15380 </span><span class="lineNoCov">          0 :                         connector-&gt;base.encoder = &amp;connector-&gt;encoder-&gt;base;</span>
<span class="lineNum">   15381 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">   15382 </span><span class="lineNoCov">          0 :                         connector-&gt;base.dpms = DRM_MODE_DPMS_OFF;</span>
<span class="lineNum">   15383 </span><span class="lineNoCov">          0 :                         connector-&gt;base.encoder = NULL;</span>
<span class="lineNum">   15384 </span>            :                 }
<span class="lineNum">   15385 </span>            :                 DRM_DEBUG_KMS(&quot;[CONNECTOR:%d:%s] hw state readout: %s\n&quot;,
<span class="lineNum">   15386 </span>            :                               connector-&gt;base.base.id,
<span class="lineNum">   15387 </span>            :                               connector-&gt;base.name,
<span class="lineNum">   15388 </span>            :                               connector-&gt;base.encoder ? &quot;enabled&quot; : &quot;disabled&quot;);
<span class="lineNum">   15389 </span>            :         }
<span class="lineNum">   15390 </span>            : 
<span class="lineNum">   15391 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   15392 </span><span class="lineNoCov">          0 :                 crtc-&gt;base.hwmode = crtc-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">   15393 </span>            : 
<span class="lineNum">   15394 </span><span class="lineNoCov">          0 :                 memset(&amp;crtc-&gt;base.mode, 0, sizeof(crtc-&gt;base.mode));</span>
<span class="lineNum">   15395 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;base.state-&gt;active) {</span>
<span class="lineNum">   15396 </span><span class="lineNoCov">          0 :                         intel_mode_from_pipe_config(&amp;crtc-&gt;base.mode, crtc-&gt;config);</span>
<span class="lineNum">   15397 </span><span class="lineNoCov">          0 :                         intel_mode_from_pipe_config(&amp;crtc-&gt;base.state-&gt;adjusted_mode, crtc-&gt;config);</span>
<span class="lineNum">   15398 </span><span class="lineNoCov">          0 :                         WARN_ON(drm_atomic_set_mode_for_crtc(crtc-&gt;base.state, &amp;crtc-&gt;base.mode));</span>
<span class="lineNum">   15399 </span>            : 
<span class="lineNum">   15400 </span>            :                         /*
<span class="lineNum">   15401 </span>            :                          * The initial mode needs to be set in order to keep
<span class="lineNum">   15402 </span>            :                          * the atomic core happy. It wants a valid mode if the
<span class="lineNum">   15403 </span>            :                          * crtc's enabled, so we do the above call.
<span class="lineNum">   15404 </span>            :                          *
<span class="lineNum">   15405 </span>            :                          * At this point some state updated by the connectors
<span class="lineNum">   15406 </span>            :                          * in their -&gt;detect() callback has not run yet, so
<span class="lineNum">   15407 </span>            :                          * no recalculation can be done yet.
<span class="lineNum">   15408 </span>            :                          *
<span class="lineNum">   15409 </span>            :                          * Even if we could do a recalculation and modeset
<span class="lineNum">   15410 </span>            :                          * right now it would cause a double modeset if
<span class="lineNum">   15411 </span>            :                          * fbdev or userspace chooses a different initial mode.
<span class="lineNum">   15412 </span>            :                          *
<span class="lineNum">   15413 </span>            :                          * If that happens, someone indicated they wanted a
<span class="lineNum">   15414 </span>            :                          * mode change, which means it's safe to do a full
<span class="lineNum">   15415 </span>            :                          * recalculation.
<span class="lineNum">   15416 </span>            :                          */
<span class="lineNum">   15417 </span><span class="lineNoCov">          0 :                         crtc-&gt;base.state-&gt;mode.private_flags = I915_MODE_FLAG_INHERITED;</span>
<span class="lineNum">   15418 </span>            : 
<span class="lineNum">   15419 </span><span class="lineNoCov">          0 :                         drm_calc_timestamping_constants(&amp;crtc-&gt;base, &amp;crtc-&gt;base.hwmode);</span>
<span class="lineNum">   15420 </span><span class="lineNoCov">          0 :                         update_scanline_offset(crtc);</span>
<span class="lineNum">   15421 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15422 </span>            :         }
<span class="lineNum">   15423 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   15424 </span>            : 
<span class="lineNum">   15425 </span>            : /* Scan out the current hw modeset state,
<span class="lineNum">   15426 </span>            :  * and sanitizes it to the current state
<a name="15427"><span class="lineNum">   15427 </span>            :  */</a>
<span class="lineNum">   15428 </span>            : static void
<span class="lineNum">   15429 </span><span class="lineNoCov">          0 : intel_modeset_setup_hw_state(struct drm_device *dev)</span>
<span class="lineNum">   15430 </span>            : {
<span class="lineNum">   15431 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15432 </span>            :         enum pipe pipe;
<span class="lineNum">   15433 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">   15434 </span>            :         struct intel_encoder *encoder;
<span class="lineNum">   15435 </span>            :         int i;
<span class="lineNum">   15436 </span>            : 
<span class="lineNum">   15437 </span><span class="lineNoCov">          0 :         intel_modeset_readout_hw_state(dev);</span>
<span class="lineNum">   15438 </span>            : 
<span class="lineNum">   15439 </span>            :         /* HW state is read out, now we need to sanitize this mess. */
<span class="lineNum">   15440 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, encoder) {</span>
<span class="lineNum">   15441 </span><span class="lineNoCov">          0 :                 intel_sanitize_encoder(encoder);</span>
<span class="lineNum">   15442 </span>            :         }
<span class="lineNum">   15443 </span>            : 
<span class="lineNum">   15444 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">   15445 </span><span class="lineNoCov">          0 :                 crtc = to_intel_crtc(dev_priv-&gt;pipe_to_crtc_mapping[pipe]);</span>
<span class="lineNum">   15446 </span><span class="lineNoCov">          0 :                 intel_sanitize_crtc(crtc);</span>
<span class="lineNum">   15447 </span><span class="lineNoCov">          0 :                 intel_dump_pipe_config(crtc, crtc-&gt;config,</span>
<span class="lineNum">   15448 </span>            :                                        &quot;[setup_hw_state]&quot;);
<span class="lineNum">   15449 </span>            :         }
<span class="lineNum">   15450 </span>            : 
<span class="lineNum">   15451 </span><span class="lineNoCov">          0 :         intel_modeset_update_connector_atomic_state(dev);</span>
<span class="lineNum">   15452 </span>            : 
<span class="lineNum">   15453 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">   15454 </span><span class="lineNoCov">          0 :                 struct intel_shared_dpll *pll = &amp;dev_priv-&gt;shared_dplls[i];</span>
<span class="lineNum">   15455 </span>            : 
<span class="lineNum">   15456 </span><span class="lineNoCov">          0 :                 if (!pll-&gt;on || pll-&gt;active)</span>
<span class="lineNum">   15457 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   15458 </span>            : 
<span class="lineNum">   15459 </span>            :                 DRM_DEBUG_KMS(&quot;%s enabled but not in use, disabling\n&quot;, pll-&gt;name);
<span class="lineNum">   15460 </span>            : 
<span class="lineNum">   15461 </span><span class="lineNoCov">          0 :                 pll-&gt;disable(dev_priv, pll);</span>
<span class="lineNum">   15462 </span><span class="lineNoCov">          0 :                 pll-&gt;on = false;</span>
<span class="lineNum">   15463 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   15464 </span>            : 
<span class="lineNum">   15465 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">   15466 </span><span class="lineNoCov">          0 :                 vlv_wm_get_hw_state(dev);</span>
<span class="lineNum">   15467 </span><span class="lineNoCov">          0 :         else if (IS_GEN9(dev))</span>
<span class="lineNum">   15468 </span><span class="lineNoCov">          0 :                 skl_wm_get_hw_state(dev);</span>
<span class="lineNum">   15469 </span><span class="lineNoCov">          0 :         else if (HAS_PCH_SPLIT(dev))</span>
<span class="lineNum">   15470 </span><span class="lineNoCov">          0 :                 ilk_wm_get_hw_state(dev);</span>
<span class="lineNum">   15471 </span>            : 
<span class="lineNum">   15472 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   15473 </span>            :                 unsigned long put_domains;
<span class="lineNum">   15474 </span>            : 
<span class="lineNum">   15475 </span><span class="lineNoCov">          0 :                 put_domains = modeset_get_crtc_power_domains(&amp;crtc-&gt;base);</span>
<span class="lineNum">   15476 </span><span class="lineNoCov">          0 :                 if (WARN_ON(put_domains))</span>
<span class="lineNum">   15477 </span><span class="lineNoCov">          0 :                         modeset_put_power_domains(dev_priv, put_domains);</span>
<span class="lineNum">   15478 </span>            :         }
<span class="lineNum">   15479 </span><span class="lineNoCov">          0 :         intel_display_set_init_power(dev_priv, false);</span>
<a name="15480"><span class="lineNum">   15480 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15481 </span>            : 
<span class="lineNum">   15482 </span><span class="lineNoCov">          0 : void intel_display_resume(struct drm_device *dev)</span>
<span class="lineNum">   15483 </span>            : {
<span class="lineNum">   15484 </span><span class="lineNoCov">          0 :         struct drm_atomic_state *state = drm_atomic_state_alloc(dev);</span>
<span class="lineNum">   15485 </span>            :         struct intel_connector *conn;
<span class="lineNum">   15486 </span>            :         struct intel_plane *plane;
<span class="lineNum">   15487 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">   15488 </span>            :         int ret;
<span class="lineNum">   15489 </span>            : 
<span class="lineNum">   15490 </span><span class="lineNoCov">          0 :         if (!state)</span>
<span class="lineNum">   15491 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   15492 </span>            : 
<span class="lineNum">   15493 </span><span class="lineNoCov">          0 :         state-&gt;acquire_ctx = dev-&gt;mode_config.acquire_ctx;</span>
<span class="lineNum">   15494 </span>            : 
<span class="lineNum">   15495 </span>            :         /* preserve complete old state, including dpll */
<span class="lineNum">   15496 </span><span class="lineNoCov">          0 :         intel_atomic_get_shared_dpll_state(state);</span>
<span class="lineNum">   15497 </span>            : 
<span class="lineNum">   15498 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, crtc) {</span>
<span class="lineNum">   15499 </span>            :                 struct drm_crtc_state *crtc_state =
<span class="lineNum">   15500 </span><span class="lineNoCov">          0 :                         drm_atomic_get_crtc_state(state, crtc);</span>
<span class="lineNum">   15501 </span>            : 
<span class="lineNum">   15502 </span><span class="lineNoCov">          0 :                 ret = PTR_ERR_OR_ZERO(crtc_state);</span>
<span class="lineNum">   15503 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   15504 </span><span class="lineNoCov">          0 :                         goto err;</span>
<span class="lineNum">   15505 </span>            : 
<span class="lineNum">   15506 </span>            :                 /* force a restore */
<span class="lineNum">   15507 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;mode_changed = true;</span>
<span class="lineNum">   15508 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   15509 </span>            : 
<span class="lineNum">   15510 </span><span class="lineNoCov">          0 :         for_each_intel_plane(dev, plane) {</span>
<span class="lineNum">   15511 </span><span class="lineNoCov">          0 :                 ret = PTR_ERR_OR_ZERO(drm_atomic_get_plane_state(state, &amp;plane-&gt;base));</span>
<span class="lineNum">   15512 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   15513 </span>            :                         goto err;
<span class="lineNum">   15514 </span>            :         }
<span class="lineNum">   15515 </span>            : 
<span class="lineNum">   15516 </span><span class="lineNoCov">          0 :         for_each_intel_connector(dev, conn) {</span>
<span class="lineNum">   15517 </span><span class="lineNoCov">          0 :                 ret = PTR_ERR_OR_ZERO(drm_atomic_get_connector_state(state, &amp;conn-&gt;base));</span>
<span class="lineNum">   15518 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">   15519 </span>            :                         goto err;
<span class="lineNum">   15520 </span>            :         }
<span class="lineNum">   15521 </span>            : 
<span class="lineNum">   15522 </span><span class="lineNoCov">          0 :         intel_modeset_setup_hw_state(dev);</span>
<span class="lineNum">   15523 </span>            : 
<span class="lineNum">   15524 </span><span class="lineNoCov">          0 :         i915_redisable_vga(dev);</span>
<span class="lineNum">   15525 </span><span class="lineNoCov">          0 :         ret = drm_atomic_commit(state);</span>
<span class="lineNum">   15526 </span><span class="lineNoCov">          0 :         if (!ret)</span>
<span class="lineNum">   15527 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   15528 </span>            : 
<span class="lineNum">   15529 </span>            : err:
<span class="lineNum">   15530 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;Restoring old state failed with %i\n&quot;, ret);</span>
<span class="lineNum">   15531 </span><span class="lineNoCov">          0 :         drm_atomic_state_free(state);</span>
<a name="15532"><span class="lineNum">   15532 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15533 </span>            : 
<span class="lineNum">   15534 </span><span class="lineNoCov">          0 : void intel_modeset_gem_init(struct drm_device *dev)</span>
<span class="lineNum">   15535 </span>            : {
<span class="lineNum">   15536 </span>            :         struct drm_crtc *c;
<span class="lineNum">   15537 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">   15538 </span>            :         int ret;
<span class="lineNum">   15539 </span>            : 
<span class="lineNum">   15540 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   15541 </span><span class="lineNoCov">          0 :         intel_init_gt_powersave(dev);</span>
<span class="lineNum">   15542 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   15543 </span>            : 
<span class="lineNum">   15544 </span><span class="lineNoCov">          0 :         intel_modeset_init_hw(dev);</span>
<span class="lineNum">   15545 </span>            : 
<span class="lineNum">   15546 </span><span class="lineNoCov">          0 :         intel_setup_overlay(dev);</span>
<span class="lineNum">   15547 </span>            : 
<span class="lineNum">   15548 </span>            :         /*
<span class="lineNum">   15549 </span>            :          * Make sure any fbs we allocated at startup are properly
<span class="lineNum">   15550 </span>            :          * pinned &amp; fenced.  When we do the allocation it's too early
<span class="lineNum">   15551 </span>            :          * for this.
<span class="lineNum">   15552 </span>            :          */
<span class="lineNum">   15553 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, c) {</span>
<span class="lineNum">   15554 </span><span class="lineNoCov">          0 :                 obj = intel_fb_obj(c-&gt;primary-&gt;fb);</span>
<span class="lineNum">   15555 </span><span class="lineNoCov">          0 :                 if (obj == NULL)</span>
<span class="lineNum">   15556 </span>            :                         continue;
<span class="lineNum">   15557 </span>            : 
<span class="lineNum">   15558 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   15559 </span><span class="lineNoCov">          0 :                 ret = intel_pin_and_fence_fb_obj(c-&gt;primary,</span>
<span class="lineNum">   15560 </span><span class="lineNoCov">          0 :                                                  c-&gt;primary-&gt;fb,</span>
<span class="lineNum">   15561 </span><span class="lineNoCov">          0 :                                                  c-&gt;primary-&gt;state,</span>
<span class="lineNum">   15562 </span>            :                                                  NULL, NULL);
<span class="lineNum">   15563 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   15564 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">   15565 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;failed to pin boot fb on pipe %d\n&quot;,</span>
<span class="lineNum">   15566 </span>            :                                   to_intel_crtc(c)-&gt;pipe);
<span class="lineNum">   15567 </span><span class="lineNoCov">          0 :                         drm_framebuffer_unreference(c-&gt;primary-&gt;fb);</span>
<span class="lineNum">   15568 </span><span class="lineNoCov">          0 :                         c-&gt;primary-&gt;fb = NULL;</span>
<span class="lineNum">   15569 </span><span class="lineNoCov">          0 :                         c-&gt;primary-&gt;crtc = c-&gt;primary-&gt;state-&gt;crtc = NULL;</span>
<span class="lineNum">   15570 </span><span class="lineNoCov">          0 :                         update_state_fb(c-&gt;primary);</span>
<span class="lineNum">   15571 </span><span class="lineNoCov">          0 :                         c-&gt;state-&gt;plane_mask &amp;= ~(1 &lt;&lt; drm_plane_index(c-&gt;primary));</span>
<span class="lineNum">   15572 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15573 </span>            :         }
<span class="lineNum">   15574 </span>            : 
<span class="lineNum">   15575 </span><span class="lineNoCov">          0 :         intel_backlight_register(dev);</span>
<a name="15576"><span class="lineNum">   15576 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15577 </span>            : 
<span class="lineNum">   15578 </span><span class="lineNoCov">          0 : void intel_connector_unregister(struct intel_connector *intel_connector)</span>
<span class="lineNum">   15579 </span>            : {
<span class="lineNum">   15580 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = &amp;intel_connector-&gt;base;</span>
<span class="lineNum">   15581 </span>            : 
<span class="lineNum">   15582 </span><span class="lineNoCov">          0 :         intel_panel_destroy_backlight(connector);</span>
<span class="lineNum">   15583 </span><span class="lineNoCov">          0 :         drm_connector_unregister(connector);</span>
<a name="15584"><span class="lineNum">   15584 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15585 </span>            : 
<span class="lineNum">   15586 </span><span class="lineNoCov">          0 : void intel_modeset_cleanup(struct drm_device *dev)</span>
<span class="lineNum">   15587 </span>            : {
<span class="lineNum">   15588 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15589 </span>            :         struct drm_connector *connector;
<span class="lineNum">   15590 </span>            : 
<span class="lineNum">   15591 </span><span class="lineNoCov">          0 :         intel_disable_gt_powersave(dev);</span>
<span class="lineNum">   15592 </span>            : 
<span class="lineNum">   15593 </span><span class="lineNoCov">          0 :         intel_backlight_unregister(dev);</span>
<span class="lineNum">   15594 </span>            : 
<span class="lineNum">   15595 </span>            :         /*
<span class="lineNum">   15596 </span>            :          * Interrupts and polling as the first thing to avoid creating havoc.
<span class="lineNum">   15597 </span>            :          * Too much stuff here (turning of connectors, ...) would
<span class="lineNum">   15598 </span>            :          * experience fancy races otherwise.
<span class="lineNum">   15599 </span>            :          */
<span class="lineNum">   15600 </span><span class="lineNoCov">          0 :         intel_irq_uninstall(dev_priv);</span>
<span class="lineNum">   15601 </span>            : 
<span class="lineNum">   15602 </span>            :         /*
<span class="lineNum">   15603 </span>            :          * Due to the hpd irq storm handling the hotplug work can re-arm the
<span class="lineNum">   15604 </span>            :          * poll handlers. Hence disable polling after hpd handling is shut down.
<span class="lineNum">   15605 </span>            :          */
<span class="lineNum">   15606 </span><span class="lineNoCov">          0 :         drm_kms_helper_poll_fini(dev);</span>
<span class="lineNum">   15607 </span>            : 
<span class="lineNum">   15608 </span>            : #ifdef notyet
<span class="lineNum">   15609 </span>            :         intel_unregister_dsm_handler();
<span class="lineNum">   15610 </span>            : #endif
<span class="lineNum">   15611 </span>            : 
<span class="lineNum">   15612 </span><span class="lineNoCov">          0 :         intel_fbc_disable(dev_priv);</span>
<span class="lineNum">   15613 </span>            : 
<span class="lineNum">   15614 </span>            :         /* flush any delayed tasks or pending work */
<span class="lineNum">   15615 </span><span class="lineNoCov">          0 :         flush_scheduled_work();</span>
<span class="lineNum">   15616 </span>            : 
<span class="lineNum">   15617 </span>            :         /* destroy the backlight and sysfs files before encoders/connectors */
<span class="lineNum">   15618 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">   15619 </span>            :                 struct intel_connector *intel_connector;
<span class="lineNum">   15620 </span>            : 
<span class="lineNum">   15621 </span><span class="lineNoCov">          0 :                 intel_connector = to_intel_connector(connector);</span>
<span class="lineNum">   15622 </span><span class="lineNoCov">          0 :                 intel_connector-&gt;unregister(intel_connector);</span>
<span class="lineNum">   15623 </span>            :         }
<span class="lineNum">   15624 </span>            : 
<span class="lineNum">   15625 </span><span class="lineNoCov">          0 :         drm_mode_config_cleanup(dev);</span>
<span class="lineNum">   15626 </span>            : 
<span class="lineNum">   15627 </span><span class="lineNoCov">          0 :         intel_cleanup_overlay(dev);</span>
<span class="lineNum">   15628 </span>            : 
<span class="lineNum">   15629 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   15630 </span><span class="lineNoCov">          0 :         intel_cleanup_gt_powersave(dev);</span>
<span class="lineNum">   15631 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">   15632 </span>            : 
<span class="lineNum">   15633 </span><span class="lineNoCov">          0 :         intel_teardown_gmbus(dev);</span>
<span class="lineNum">   15634 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   15635 </span>            : 
<span class="lineNum">   15636 </span>            : /*
<a name="15637"><span class="lineNum">   15637 </span>            :  * Return which encoder is currently attached for connector.</a>
<span class="lineNum">   15638 </span>            :  */
<span class="lineNum">   15639 </span><span class="lineNoCov">          0 : struct drm_encoder *intel_best_encoder(struct drm_connector *connector)</span>
<span class="lineNum">   15640 </span>            : {
<span class="lineNum">   15641 </span><span class="lineNoCov">          0 :         return &amp;intel_attached_encoder(connector)-&gt;base;</span>
<a name="15642"><span class="lineNum">   15642 </span>            : }</a>
<span class="lineNum">   15643 </span>            : 
<span class="lineNum">   15644 </span><span class="lineNoCov">          0 : void intel_connector_attach_encoder(struct intel_connector *connector,</span>
<span class="lineNum">   15645 </span>            :                                     struct intel_encoder *encoder)
<span class="lineNum">   15646 </span>            : {
<span class="lineNum">   15647 </span><span class="lineNoCov">          0 :         connector-&gt;encoder = encoder;</span>
<span class="lineNum">   15648 </span><span class="lineNoCov">          0 :         drm_mode_connector_attach_encoder(&amp;connector-&gt;base,</span>
<span class="lineNum">   15649 </span><span class="lineNoCov">          0 :                                           &amp;encoder-&gt;base);</span>
<span class="lineNum">   15650 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   15651 </span>            : 
<span class="lineNum">   15652 </span>            : /*
<a name="15653"><span class="lineNum">   15653 </span>            :  * set vga decode state - true == enable VGA decode</a>
<span class="lineNum">   15654 </span>            :  */
<span class="lineNum">   15655 </span><span class="lineNoCov">          0 : int intel_modeset_vga_set_state(struct drm_device *dev, bool state)</span>
<span class="lineNum">   15656 </span>            : {
<span class="lineNum">   15657 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15658 </span><span class="lineNoCov">          0 :         unsigned reg = INTEL_INFO(dev)-&gt;gen &gt;= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL;</span>
<span class="lineNum">   15659 </span><span class="lineNoCov">          0 :         u16 gmch_ctrl;</span>
<span class="lineNum">   15660 </span>            : 
<span class="lineNum">   15661 </span><span class="lineNoCov">          0 :         if (pci_read_config_word(dev_priv-&gt;bridge_dev, reg, &amp;gmch_ctrl)) {</span>
<span class="lineNum">   15662 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to read control word\n&quot;);</span>
<span class="lineNum">   15663 </span><span class="lineNoCov">          0 :                 return -EIO;</span>
<span class="lineNum">   15664 </span>            :         }
<span class="lineNum">   15665 </span>            : 
<span class="lineNum">   15666 </span><span class="lineNoCov">          0 :         if (!!(gmch_ctrl &amp; INTEL_GMCH_VGA_DISABLE) == !state)</span>
<span class="lineNum">   15667 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">   15668 </span>            : 
<span class="lineNum">   15669 </span><span class="lineNoCov">          0 :         if (state)</span>
<span class="lineNum">   15670 </span><span class="lineNoCov">          0 :                 gmch_ctrl &amp;= ~INTEL_GMCH_VGA_DISABLE;</span>
<span class="lineNum">   15671 </span>            :         else
<span class="lineNum">   15672 </span><span class="lineNoCov">          0 :                 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;</span>
<span class="lineNum">   15673 </span>            : 
<span class="lineNum">   15674 </span><span class="lineNoCov">          0 :         if (pci_write_config_word(dev_priv-&gt;bridge_dev, reg, gmch_ctrl)) {</span>
<span class="lineNum">   15675 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to write control word\n&quot;);</span>
<span class="lineNum">   15676 </span><span class="lineNoCov">          0 :                 return -EIO;</span>
<span class="lineNum">   15677 </span>            :         }
<span class="lineNum">   15678 </span>            : 
<span class="lineNum">   15679 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">   15680 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   15681 </span>            : 
<span class="lineNum">   15682 </span>            : struct intel_display_error_state {
<span class="lineNum">   15683 </span>            : 
<span class="lineNum">   15684 </span>            :         u32 power_well_driver;
<span class="lineNum">   15685 </span>            : 
<span class="lineNum">   15686 </span>            :         int num_transcoders;
<span class="lineNum">   15687 </span>            : 
<span class="lineNum">   15688 </span>            :         struct intel_cursor_error_state {
<span class="lineNum">   15689 </span>            :                 u32 control;
<span class="lineNum">   15690 </span>            :                 u32 position;
<span class="lineNum">   15691 </span>            :                 u32 base;
<span class="lineNum">   15692 </span>            :                 u32 size;
<span class="lineNum">   15693 </span>            :         } cursor[I915_MAX_PIPES];
<span class="lineNum">   15694 </span>            : 
<span class="lineNum">   15695 </span>            :         struct intel_pipe_error_state {
<span class="lineNum">   15696 </span>            :                 bool power_domain_on;
<span class="lineNum">   15697 </span>            :                 u32 source;
<span class="lineNum">   15698 </span>            :                 u32 stat;
<span class="lineNum">   15699 </span>            :         } pipe[I915_MAX_PIPES];
<span class="lineNum">   15700 </span>            : 
<span class="lineNum">   15701 </span>            :         struct intel_plane_error_state {
<span class="lineNum">   15702 </span>            :                 u32 control;
<span class="lineNum">   15703 </span>            :                 u32 stride;
<span class="lineNum">   15704 </span>            :                 u32 size;
<span class="lineNum">   15705 </span>            :                 u32 pos;
<span class="lineNum">   15706 </span>            :                 u32 addr;
<span class="lineNum">   15707 </span>            :                 u32 surface;
<span class="lineNum">   15708 </span>            :                 u32 tile_offset;
<span class="lineNum">   15709 </span>            :         } plane[I915_MAX_PIPES];
<span class="lineNum">   15710 </span>            : 
<span class="lineNum">   15711 </span>            :         struct intel_transcoder_error_state {
<span class="lineNum">   15712 </span>            :                 bool power_domain_on;
<span class="lineNum">   15713 </span>            :                 enum transcoder cpu_transcoder;
<span class="lineNum">   15714 </span>            : 
<span class="lineNum">   15715 </span>            :                 u32 conf;
<span class="lineNum">   15716 </span>            : 
<span class="lineNum">   15717 </span>            :                 u32 htotal;
<span class="lineNum">   15718 </span>            :                 u32 hblank;
<span class="lineNum">   15719 </span>            :                 u32 hsync;
<span class="lineNum">   15720 </span>            :                 u32 vtotal;
<span class="lineNum">   15721 </span>            :                 u32 vblank;
<span class="lineNum">   15722 </span>            :                 u32 vsync;
<span class="lineNum">   15723 </span>            :         } transcoder[4];
<span class="lineNum">   15724 </span>            : };
<a name="15725"><span class="lineNum">   15725 </span>            : </a>
<span class="lineNum">   15726 </span>            : struct intel_display_error_state *
<span class="lineNum">   15727 </span><span class="lineNoCov">          0 : intel_display_capture_error_state(struct drm_device *dev)</span>
<span class="lineNum">   15728 </span>            : {
<span class="lineNum">   15729 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15730 </span>            :         struct intel_display_error_state *error;
<span class="lineNum">   15731 </span><span class="lineNoCov">          0 :         int transcoders[] = {</span>
<span class="lineNum">   15732 </span>            :                 TRANSCODER_A,
<span class="lineNum">   15733 </span>            :                 TRANSCODER_B,
<span class="lineNum">   15734 </span>            :                 TRANSCODER_C,
<span class="lineNum">   15735 </span>            :                 TRANSCODER_EDP,
<span class="lineNum">   15736 </span>            :         };
<span class="lineNum">   15737 </span>            :         int i;
<span class="lineNum">   15738 </span>            : 
<span class="lineNum">   15739 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;num_pipes == 0)</span>
<span class="lineNum">   15740 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   15741 </span>            : 
<span class="lineNum">   15742 </span><span class="lineNoCov">          0 :         error = kzalloc(sizeof(*error), GFP_ATOMIC);</span>
<span class="lineNum">   15743 </span><span class="lineNoCov">          0 :         if (error == NULL)</span>
<span class="lineNum">   15744 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">   15745 </span>            : 
<span class="lineNum">   15746 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">   15747 </span><span class="lineNoCov">          0 :                 error-&gt;power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER);</span>
<span class="lineNum">   15748 </span>            : 
<span class="lineNum">   15749 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, i) {</span>
<span class="lineNum">   15750 </span><span class="lineNoCov">          0 :                 error-&gt;pipe[i].power_domain_on =</span>
<span class="lineNum">   15751 </span><span class="lineNoCov">          0 :                         __intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">   15752 </span>            :                                                          POWER_DOMAIN_PIPE(i));
<span class="lineNum">   15753 </span><span class="lineNoCov">          0 :                 if (!error-&gt;pipe[i].power_domain_on)</span>
<span class="lineNum">   15754 </span>            :                         continue;
<span class="lineNum">   15755 </span>            : 
<span class="lineNum">   15756 </span><span class="lineNoCov">          0 :                 error-&gt;cursor[i].control = I915_READ(CURCNTR(i));</span>
<span class="lineNum">   15757 </span><span class="lineNoCov">          0 :                 error-&gt;cursor[i].position = I915_READ(CURPOS(i));</span>
<span class="lineNum">   15758 </span><span class="lineNoCov">          0 :                 error-&gt;cursor[i].base = I915_READ(CURBASE(i));</span>
<span class="lineNum">   15759 </span>            : 
<span class="lineNum">   15760 </span><span class="lineNoCov">          0 :                 error-&gt;plane[i].control = I915_READ(DSPCNTR(i));</span>
<span class="lineNum">   15761 </span><span class="lineNoCov">          0 :                 error-&gt;plane[i].stride = I915_READ(DSPSTRIDE(i));</span>
<span class="lineNum">   15762 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt;= 3) {</span>
<span class="lineNum">   15763 </span><span class="lineNoCov">          0 :                         error-&gt;plane[i].size = I915_READ(DSPSIZE(i));</span>
<span class="lineNum">   15764 </span><span class="lineNoCov">          0 :                         error-&gt;plane[i].pos = I915_READ(DSPPOS(i));</span>
<span class="lineNum">   15765 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15766 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt;= 7 &amp;&amp; !IS_HASWELL(dev))</span>
<span class="lineNum">   15767 </span><span class="lineNoCov">          0 :                         error-&gt;plane[i].addr = I915_READ(DSPADDR(i));</span>
<span class="lineNum">   15768 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">   15769 </span><span class="lineNoCov">          0 :                         error-&gt;plane[i].surface = I915_READ(DSPSURF(i));</span>
<span class="lineNum">   15770 </span><span class="lineNoCov">          0 :                         error-&gt;plane[i].tile_offset = I915_READ(DSPTILEOFF(i));</span>
<span class="lineNum">   15771 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15772 </span>            : 
<span class="lineNum">   15773 </span><span class="lineNoCov">          0 :                 error-&gt;pipe[i].source = I915_READ(PIPESRC(i));</span>
<span class="lineNum">   15774 </span>            : 
<span class="lineNum">   15775 </span><span class="lineNoCov">          0 :                 if (HAS_GMCH_DISPLAY(dev))</span>
<span class="lineNum">   15776 </span><span class="lineNoCov">          0 :                         error-&gt;pipe[i].stat = I915_READ(PIPESTAT(i));</span>
<span class="lineNum">   15777 </span>            :         }
<span class="lineNum">   15778 </span>            : 
<span class="lineNum">   15779 </span><span class="lineNoCov">          0 :         error-&gt;num_transcoders = INTEL_INFO(dev)-&gt;num_pipes;</span>
<span class="lineNum">   15780 </span><span class="lineNoCov">          0 :         if (HAS_DDI(dev_priv-&gt;dev))</span>
<span class="lineNum">   15781 </span><span class="lineNoCov">          0 :                 error-&gt;num_transcoders++; /* Account for eDP. */</span>
<span class="lineNum">   15782 </span>            : 
<span class="lineNum">   15783 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; error-&gt;num_transcoders; i++) {</span>
<span class="lineNum">   15784 </span><span class="lineNoCov">          0 :                 enum transcoder cpu_transcoder = transcoders[i];</span>
<span class="lineNum">   15785 </span>            : 
<span class="lineNum">   15786 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].power_domain_on =</span>
<span class="lineNum">   15787 </span><span class="lineNoCov">          0 :                         __intel_display_power_is_enabled(dev_priv,</span>
<span class="lineNum">   15788 </span><span class="lineNoCov">          0 :                                 POWER_DOMAIN_TRANSCODER(cpu_transcoder));</span>
<span class="lineNum">   15789 </span><span class="lineNoCov">          0 :                 if (!error-&gt;transcoder[i].power_domain_on)</span>
<span class="lineNum">   15790 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">   15791 </span>            : 
<span class="lineNum">   15792 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].cpu_transcoder = cpu_transcoder;</span>
<span class="lineNum">   15793 </span>            : 
<span class="lineNum">   15794 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder));</span>
<span class="lineNum">   15795 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder));</span>
<span class="lineNum">   15796 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder));</span>
<span class="lineNum">   15797 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder));</span>
<span class="lineNum">   15798 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));</span>
<span class="lineNum">   15799 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder));</span>
<span class="lineNum">   15800 </span><span class="lineNoCov">          0 :                 error-&gt;transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder));</span>
<span class="lineNum">   15801 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   15802 </span>            : 
<span class="lineNum">   15803 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   15804 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   15805 </span>            : 
<span class="lineNum">   15806 </span>            : #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
<a name="15807"><span class="lineNum">   15807 </span>            : </a>
<span class="lineNum">   15808 </span>            : void
<span class="lineNum">   15809 </span><span class="lineNoCov">          0 : intel_display_print_error_state(struct drm_i915_error_state_buf *m,</span>
<span class="lineNum">   15810 </span>            :                                 struct drm_device *dev,
<span class="lineNum">   15811 </span>            :                                 struct intel_display_error_state *error)
<span class="lineNum">   15812 </span>            : {
<span class="lineNum">   15813 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">   15814 </span>            :         int i;
<span class="lineNum">   15815 </span>            : 
<span class="lineNum">   15816 </span><span class="lineNoCov">          0 :         if (!error)</span>
<span class="lineNum">   15817 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">   15818 </span>            : 
<span class="lineNum">   15819 </span><span class="lineNoCov">          0 :         err_printf(m, &quot;Num Pipes: %d\n&quot;, INTEL_INFO(dev)-&gt;num_pipes);</span>
<span class="lineNum">   15820 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">   15821 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;PWR_WELL_CTL2: %08x\n&quot;,</span>
<span class="lineNum">   15822 </span>            :                            error-&gt;power_well_driver);
<span class="lineNum">   15823 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, i) {</span>
<span class="lineNum">   15824 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;Pipe [%d]:\n&quot;, i);</span>
<span class="lineNum">   15825 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  Power: %s\n&quot;,</span>
<span class="lineNum">   15826 </span>            :                            error-&gt;pipe[i].power_domain_on ? &quot;on&quot; : &quot;off&quot;);
<span class="lineNum">   15827 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  SRC: %08x\n&quot;, error-&gt;pipe[i].source);</span>
<span class="lineNum">   15828 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  STAT: %08x\n&quot;, error-&gt;pipe[i].stat);</span>
<span class="lineNum">   15829 </span>            : 
<span class="lineNum">   15830 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;Plane [%d]:\n&quot;, i);</span>
<span class="lineNum">   15831 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  CNTR: %08x\n&quot;, error-&gt;plane[i].control);</span>
<span class="lineNum">   15832 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  STRIDE: %08x\n&quot;, error-&gt;plane[i].stride);</span>
<span class="lineNum">   15833 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt;= 3) {</span>
<span class="lineNum">   15834 </span><span class="lineNoCov">          0 :                         err_printf(m, &quot;  SIZE: %08x\n&quot;, error-&gt;plane[i].size);</span>
<span class="lineNum">   15835 </span><span class="lineNoCov">          0 :                         err_printf(m, &quot;  POS: %08x\n&quot;, error-&gt;plane[i].pos);</span>
<span class="lineNum">   15836 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15837 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt;= 7 &amp;&amp; !IS_HASWELL(dev))</span>
<span class="lineNum">   15838 </span><span class="lineNoCov">          0 :                         err_printf(m, &quot;  ADDR: %08x\n&quot;, error-&gt;plane[i].addr);</span>
<span class="lineNum">   15839 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 4) {</span>
<span class="lineNum">   15840 </span><span class="lineNoCov">          0 :                         err_printf(m, &quot;  SURF: %08x\n&quot;, error-&gt;plane[i].surface);</span>
<span class="lineNum">   15841 </span><span class="lineNoCov">          0 :                         err_printf(m, &quot;  TILEOFF: %08x\n&quot;, error-&gt;plane[i].tile_offset);</span>
<span class="lineNum">   15842 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15843 </span>            : 
<span class="lineNum">   15844 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;Cursor [%d]:\n&quot;, i);</span>
<span class="lineNum">   15845 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  CNTR: %08x\n&quot;, error-&gt;cursor[i].control);</span>
<span class="lineNum">   15846 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  POS: %08x\n&quot;, error-&gt;cursor[i].position);</span>
<span class="lineNum">   15847 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  BASE: %08x\n&quot;, error-&gt;cursor[i].base);</span>
<span class="lineNum">   15848 </span>            :         }
<span class="lineNum">   15849 </span>            : 
<span class="lineNum">   15850 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; error-&gt;num_transcoders; i++) {</span>
<span class="lineNum">   15851 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;CPU transcoder: %c\n&quot;,</span>
<span class="lineNum">   15852 </span>            :                            transcoder_name(error-&gt;transcoder[i].cpu_transcoder));
<span class="lineNum">   15853 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  Power: %s\n&quot;,</span>
<span class="lineNum">   15854 </span>            :                            error-&gt;transcoder[i].power_domain_on ? &quot;on&quot; : &quot;off&quot;);
<span class="lineNum">   15855 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  CONF: %08x\n&quot;, error-&gt;transcoder[i].conf);</span>
<span class="lineNum">   15856 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  HTOTAL: %08x\n&quot;, error-&gt;transcoder[i].htotal);</span>
<span class="lineNum">   15857 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  HBLANK: %08x\n&quot;, error-&gt;transcoder[i].hblank);</span>
<span class="lineNum">   15858 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  HSYNC: %08x\n&quot;, error-&gt;transcoder[i].hsync);</span>
<span class="lineNum">   15859 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  VTOTAL: %08x\n&quot;, error-&gt;transcoder[i].vtotal);</span>
<span class="lineNum">   15860 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  VBLANK: %08x\n&quot;, error-&gt;transcoder[i].vblank);</span>
<span class="lineNum">   15861 </span><span class="lineNoCov">          0 :                 err_printf(m, &quot;  VSYNC: %08x\n&quot;, error-&gt;transcoder[i].vsync);</span>
<span class="lineNum">   15862 </span>            :         }
<a name="15863"><span class="lineNum">   15863 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">   15864 </span>            : 
<span class="lineNum">   15865 </span><span class="lineNoCov">          0 : void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file)</span>
<span class="lineNum">   15866 </span>            : {
<span class="lineNum">   15867 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">   15868 </span>            : 
<span class="lineNum">   15869 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">   15870 </span>            :                 struct intel_unpin_work *work;
<span class="lineNum">   15871 </span>            : 
<span class="lineNum">   15872 </span><span class="lineNoCov">          0 :                 spin_lock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   15873 </span>            : 
<span class="lineNum">   15874 </span><span class="lineNoCov">          0 :                 work = crtc-&gt;unpin_work;</span>
<span class="lineNum">   15875 </span>            : 
<span class="lineNum">   15876 </span><span class="lineNoCov">          0 :                 if (work &amp;&amp; work-&gt;event &amp;&amp;</span>
<span class="lineNum">   15877 </span><span class="lineNoCov">          0 :                     work-&gt;event-&gt;base.file_priv == file) {</span>
<span class="lineNum">   15878 </span><span class="lineNoCov">          0 :                         kfree(work-&gt;event);</span>
<span class="lineNum">   15879 </span><span class="lineNoCov">          0 :                         work-&gt;event = NULL;</span>
<span class="lineNum">   15880 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   15881 </span>            : 
<span class="lineNum">   15882 </span><span class="lineNoCov">          0 :                 spin_unlock_irq(&amp;dev-&gt;event_lock);</span>
<span class="lineNum">   15883 </span>            :         }
<span class="lineNum">   15884 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
