#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan 29 20:29:33 2023
# Process ID: 1754662
# Current directory: /home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.runs/design_1_out_hdmi_0_0_synth_1
# Command line: vivado -log design_1_out_hdmi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_out_hdmi_0_0.tcl
# Log file: /home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.runs/design_1_out_hdmi_0_0_synth_1/design_1_out_hdmi_0_0.vds
# Journal file: /home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.runs/design_1_out_hdmi_0_0_synth_1/vivado.jou
# Running On: overcookedlobster-nvme, OS: Linux, CPU Frequency: 4063.867 MHz, CPU Physical cores: 12, Host memory: 33580 MB
#-----------------------------------------------------------
source design_1_out_hdmi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/Lainnya/local-maxima-zybo/Local_Maxima_Zybo.srcs/sources_1/imports/VLSI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/in_hdmi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/hdmi_out'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_out_hdmi_0_0
Command: synth_design -top design_1_out_hdmi_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1754765
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.262 ; gain = 371.770 ; free physical = 6231 ; free virtual = 48349
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2969.035; parent = 1989.234; children = 979.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_out_hdmi_0_0' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ip/design_1_out_hdmi_0_0/synth/design_1_out_hdmi_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'out_hdmi' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/out_hdmi.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_r_out_hdmi' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/counter_r_out_hdmi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_r_out_hdmi' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/counter_r_out_hdmi.v:23]
INFO: [Synth 8-6157] synthesizing module 'sr_r_out_hdmi' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/sr_r_out_hdmi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sr_r_out_hdmi' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/sr_r_out_hdmi.v:23]
INFO: [Synth 8-6157] synthesizing module 'hdmi_encoder' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/hdmi_encoder.v:4]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/hdmi_encoder.v:87]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/hdmi_encoder.v:87]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_encoder' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/hdmi_encoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'out_hdmi' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/f518/out_hdmi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_out_hdmi_0_0' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ip/design_1_out_hdmi_0_0/synth/design_1_out_hdmi_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.199 ; gain = 442.707 ; free physical = 6059 ; free virtual = 48182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3037.004; parent = 2057.203; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.012 ; gain = 460.520 ; free physical = 6050 ; free virtual = 48174
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3054.816; parent = 2075.016; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.012 ; gain = 460.520 ; free physical = 6044 ; free virtual = 48167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3054.816; parent = 2075.016; children = 979.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2080.949 ; gain = 0.000 ; free physical = 6011 ; free virtual = 48134
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.762 ; gain = 0.000 ; free physical = 5815 ; free virtual = 47933
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2212.762 ; gain = 0.000 ; free physical = 5808 ; free virtual = 47926
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5356 ; free virtual = 47561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5354 ; free virtual = 47558
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5353 ; free virtual = 47557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5334 ; free virtual = 47558
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 4     
	   8 Input    4 Bit       Adders := 6     
	   7 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	   6 Input    4 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              640 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input  640 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5951 ; free virtual = 48232
Synthesis current peak Physical Memory [PSS] (MB): peak = 1203.356; parent = 1069.147; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5806 ; free virtual = 48103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1289.745; parent = 1155.561; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5858 ; free virtual = 48157
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.019; parent = 1155.834; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 5859 ; free virtual = 48160
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.019; parent = 1155.834; children = 134.209
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6208 ; free virtual = 48536
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.156; parent = 1155.834; children = 135.916
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6199 ; free virtual = 48527
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.156; parent = 1155.834; children = 135.916
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6234 ; free virtual = 48541
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.197; parent = 1155.834; children = 135.916
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6231 ; free virtual = 48539
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.229; parent = 1155.834; children = 135.916
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6229 ; free virtual = 48536
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.229; parent = 1155.834; children = 135.916
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6227 ; free virtual = 48534
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.229; parent = 1155.834; children = 135.916
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     5|
|2     |LUT2   |    14|
|3     |LUT3   |    35|
|4     |LUT4   |   668|
|5     |LUT5   |    24|
|6     |LUT6   |    31|
|7     |FDRE   |   737|
|8     |FDSE   |    14|
|9     |OBUFDS |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6225 ; free virtual = 48532
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.271; parent = 1155.834; children = 135.916
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.551; parent = 2180.750; children = 979.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2212.762 ; gain = 460.520 ; free physical = 6269 ; free virtual = 48576
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.762 ; gain = 598.270 ; free physical = 6267 ; free virtual = 48575
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2212.762 ; gain = 0.000 ; free physical = 6373 ; free virtual = 48681
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.762 ; gain = 0.000 ; free physical = 6295 ; free virtual = 48603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Synth Design complete, checksum: c2c16435
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2212.762 ; gain = 885.652 ; free physical = 6499 ; free virtual = 48807
INFO: [Common 17-1381] The checkpoint '/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.runs/design_1_out_hdmi_0_0_synth_1/design_1_out_hdmi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_out_hdmi_0_0, cache-ID = c444109d1e096ad9
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.runs/design_1_out_hdmi_0_0_synth_1/design_1_out_hdmi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_out_hdmi_0_0_utilization_synth.rpt -pb design_1_out_hdmi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 29 20:30:12 2023...
