// Seed: 600957470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_24;
  always begin
    id_12 <= id_20 - id_21;
    id_21 <= id_7;
  end
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output tri0  id_2,
    output wor   id_3,
    input  uwire id_4,
    input  wand  id_5,
    output tri1  id_6,
    output logic id_7
);
  reg id_9;
  reg id_10;
  always id_7 <= id_10;
  wire id_11;
  module_0(
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11,
      id_9,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11
  );
  assign id_10 = 1'h0;
  always begin
    id_1 <= id_9;
  end
  tri1 id_12 = 1'b0;
endmodule
