
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'eweinstock6' on host 'mirc161-07' (Windows NT_amd64 version 6.2) on Tue Mar 01 12:17:32 -0500 2022
INFO: [HLS 200-10] In directory 'C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening and resetting project 'C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/lenet5.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'lenet5_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 8192.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../lenet5_test.cpp in debug mode
   Compiling ../../../../firmware/lenet5.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from ../../../../firmware/parameters.h:4,
                 from ../../../../lenet5_test.cpp:26:
C:/Xilinx/Vivado/2020.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from ../../../../firmware/parameters.h:4,
                 from ../../../../lenet5_test.cpp:26:
C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from ../../../../firmware/lenet5.h:23,
                 from ../../../../firmware/lenet5.cpp:19:
C:/Xilinx/Vivado/2020.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from ../../../../firmware/lenet5.h:23,
                 from ../../../../firmware/lenet5.cpp:19:
C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
0 1 7 7
1 1 2 2
2 1 1 1
3 1 0 0
4 1 4 4
5 1 1 1
6 1 4 4
7 1 9 9
8 1 5 5
9 1 9 9
10 1 0 0
11 1 6 6
12 1 9 9
13 1 0 0
14 1 1 1
15 1 5 5
16 1 9 9
17 1 7 7
18 0 5 3
19 1 4 4
20 1 9 9
21 1 6 6
22 1 6 6
23 1 5 5
24 1 4 4
25 1 0 0
26 1 7 7
27 1 4 4
28 1 0 0
29 1 1 1
30 1 3 3
30
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/lenet5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 935.484 ; gain = 839.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 935.484 ; gain = 839.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:01:20 . Memory (MB): peak = 935.484 ; gain = 839.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<5, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4>' into 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config2>' into 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:139) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config4>' into 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:186) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:217) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer5' into 'lenet5' (firmware/lenet5.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer6' into 'lenet5' (firmware/lenet5.cpp:101) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:01:40 . Memory (MB): peak = 935.484 ; gain = 839.359
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:331) in function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:331) in function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'data.V' (firmware/lenet5.cpp:65) in dimension 3 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:150) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:150) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<5, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4>' into 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:217) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer5' into 'lenet5' (firmware/lenet5.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer6' into 'lenet5' (firmware/lenet5.cpp:101) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:204:13) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:203:52) in function 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:157:13) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:156:52) in function 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:57) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:48) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:57) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:48) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 935.484 ; gain = 839.359
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' to 'pooling2d_flatten' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' to 'pooling2d' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3>' to 'im2col_2d_cl' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:327:63)
WARNING: [XFORM 203-631] Renaming function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1>' to 'im2col_2d_cl.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:327:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' to 'dense_resource_rf_le' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:41:45)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' to 'dense_resource_rf_le.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:41:45)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3, config3_mult>' to 'conv_2d_resource_cl' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:281:51)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1, config1_mult>' to 'conv_2d_resource_cl.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:281:51)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' to 'compute_layer' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' to 'compute_layer.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' to 'compute_layer.2' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' to 'compute_layer.3' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' to 'compute_layer.4' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' to 'compute_layer.5' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' to 'compute_layer.6' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'compute_layer.7' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:217:8)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:170:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data[0].V' (firmware/lenet5.cpp:69:30)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:333:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:337:25)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:333:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:337:25)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:67:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83:31)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:106:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:67:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83:31)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:106:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:379:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:379:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:02:27 . Memory (MB): peak = 935.484 ; gain = 839.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet5' ...
WARNING: [SYN 201-103] Legalizing function name 'im2col_2d_cl.1' to 'im2col_2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_le.1' to 'dense_resource_rf_le_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_resource_cl.1' to 'conv_2d_resource_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.6' to 'compute_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.5' to 'compute_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.4' to 'compute_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.3' to 'compute_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.2' to 'compute_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.1' to 'compute_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.7' to 'compute_layer_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col_2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 147.492 seconds; current allocated memory: 437.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 437.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_le_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 438.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 438.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_resource_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 438.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 438.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 439.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 439.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col_2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 439.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 440.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_le' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 440.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 440.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_resource_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 440.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 441.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 441.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 441.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 442.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 442.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 443.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 443.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 443.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 444.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 444.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 444.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 445.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 445.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 445.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 446.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 446.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 446.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 447.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 447.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 447.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 449.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col_2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col_2d_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 450.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_le_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_1_w1_V' to 'dense_resource_rfbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_1_acc_V' to 'dense_resource_rfcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_le_1'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 451.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_resource_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_1_data_col_V' to 'conv_2d_resource_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_1_res_V_assign' to 'conv_2d_resource_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_resource_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 453.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 454.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col_2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col_2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 1.074 seconds; current allocated memory: 457.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_le' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_w3_V' to 'dense_resource_rffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_acc_V' to 'dense_resource_rfg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_le'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 458.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_resource_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_data_col_V' to 'conv_2d_resource_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_res_V_assign' to 'conv_2d_resource_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_resource_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 460.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_flatten'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 461.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_6_w5_0_V' to 'compute_layer_6_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_6_mult_V' to 'compute_layer_6_mkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_6_acc_V' to 'compute_layer_6_albW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_6'.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 463.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_5_w5_1_V' to 'compute_layer_5_wmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_5_mult_V' to 'compute_layer_5_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_5_acc_V' to 'compute_layer_5_aocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_5'.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 465.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_4_w5_2_V' to 'compute_layer_4_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_4_mult_V' to 'compute_layer_4_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_4_acc_V' to 'compute_layer_4_arcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_4'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 467.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_3_w5_3_V' to 'compute_layer_3_wsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_3_mult_V' to 'compute_layer_3_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_3_acc_V' to 'compute_layer_3_audo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_3'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 470.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_2_w6_0_V' to 'compute_layer_2_wvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_2_mult_V' to 'compute_layer_2_mwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_2_acc_V' to 'compute_layer_2_axdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 472.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_1_w6_1_V' to 'compute_layer_1_wyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_1_mult_V' to 'compute_layer_1_mzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_1_acc_V' to 'compute_layer_1_aAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 474.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_w6_2_V' to 'compute_layer_w6_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_mult_V' to 'compute_layer_mulCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 476.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_7_w7_V' to 'compute_layer_7_wDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_7_mult_V' to 'compute_layer_7_mEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_7_acc_V' to 'compute_layer_7_aFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_7'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 478.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/input_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/zero_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/one_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/two_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/three_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/four_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/five_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/six_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/seven_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/eight_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/nine_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/max_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5'.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 480.549 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.12 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_resource_rfbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_resource_rfcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_resource_rffYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_resource_rfg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_hbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_ibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_6_wjbC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_6_mkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_6_albW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_5_wmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_4_wpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_3_wsc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_3_mtde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_3_audo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_2_wvdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_2_mwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_2_axdS_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_1_wyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_w6_Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_mulCeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_acc_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_7_wDeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_7_mEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_7_aFfa_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_data_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer1_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer2_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer3_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer4_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer5_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer6_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_res_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:40 ; elapsed = 00:03:02 . Memory (MB): peak = 935.484 ; gain = 839.359
INFO: [VHDL 208-304] Generating VHDL RTL for lenet5.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet5.
***** C/RTL SIMULATION *****
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling lenet5_test.cpp_pre.cpp.tb.cpp
   Compiling lenet5.cpp_pre.cpp.tb.cpp
   Compiling apatb_lenet5.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
0 1 7 7
1 1 2 2
2 1 1 1
3 1 0 0
4 1 4 4
5 1 1 1
6 1 4 4
7 1 9 9
8 1 5 5
9 1 9 9
10 1 0 0
11 1 6 6
12 1 9 9
13 1 0 0
14 1 1 1
15 1 5 5
16 1 9 9
17 1 7 7
18 0 5 3
19 1 4 4
20 1 9 9
21 1 6 6
22 1 6 6
23 1 5 5
24 1 4 4
25 1 0 0
26 1 7 7
27 1 4 4
28 1 0 0
29 1 1 1
30 1 3 3
30
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\eweinstock6\Documents\hls4ml\scripts\sherylll\keras-to-hls\lenet5-proj\lenet5_prj\solution1\sim\verilog>set PATH= 

C:\Users\eweinstock6\Documents\hls4ml\scripts\sherylll\keras-to-hls\lenet5-proj\lenet5_prj\solution1\sim\verilog>call C:/Xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_lenet5_top glbl -prj lenet5.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s lenet5 -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lenet5_top glbl -prj lenet5.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lenet5 -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_1_wyd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_1_wyd2_rom
INFO: [VRFC 10-311] analyzing module compute_layer_1_wyd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_2_axdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_2_axdS_ram
INFO: [VRFC 10-311] analyzing module compute_layer_2_axdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_2_mwdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_2_mwdI_ram
INFO: [VRFC 10-311] analyzing module compute_layer_2_mwdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_2_wvdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_2_wvdy_rom
INFO: [VRFC 10-311] analyzing module compute_layer_2_wvdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_3_audo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_3_audo_ram
INFO: [VRFC 10-311] analyzing module compute_layer_3_audo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_3_mtde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_3_mtde_ram
INFO: [VRFC 10-311] analyzing module compute_layer_3_mtde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_3_wsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_3_wsc4_rom
INFO: [VRFC 10-311] analyzing module compute_layer_3_wsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_4_wpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_4_wpcA_rom
INFO: [VRFC 10-311] analyzing module compute_layer_4_wpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_5_wmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_5_wmb6_rom
INFO: [VRFC 10-311] analyzing module compute_layer_5_wmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_6_albW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_6_albW_ram
INFO: [VRFC 10-311] analyzing module compute_layer_6_albW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_6_mkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_6_mkbM_ram
INFO: [VRFC 10-311] analyzing module compute_layer_6_mkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_6_wjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_6_wjbC_rom
INFO: [VRFC 10-311] analyzing module compute_layer_6_wjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_7_aFfa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_7_aFfa_ram
INFO: [VRFC 10-311] analyzing module compute_layer_7_aFfa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_7_mEe0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_7_mEe0_ram
INFO: [VRFC 10-311] analyzing module compute_layer_7_mEe0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_7_wDeQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_7_wDeQ_rom
INFO: [VRFC 10-311] analyzing module compute_layer_7_wDeQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_acc_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_acc_V_ram
INFO: [VRFC 10-311] analyzing module compute_layer_acc_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_mulCeG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_mulCeG_ram
INFO: [VRFC 10-311] analyzing module compute_layer_mulCeG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/compute_layer_w6_Bew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_w6_Bew_rom
INFO: [VRFC 10-311] analyzing module compute_layer_w6_Bew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/conv_2d_resource_cl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_resource_cl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/conv_2d_resource_cl_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_resource_cl_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/conv_2d_resource_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_resource_dEe_ram
INFO: [VRFC 10-311] analyzing module conv_2d_resource_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/conv_2d_resource_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_resource_eOg_ram
INFO: [VRFC 10-311] analyzing module conv_2d_resource_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/conv_2d_resource_hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_resource_hbi_ram
INFO: [VRFC 10-311] analyzing module conv_2d_resource_hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/conv_2d_resource_ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_resource_ibs_ram
INFO: [VRFC 10-311] analyzing module conv_2d_resource_ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/dense_resource_rfbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_rfbkb_rom
INFO: [VRFC 10-311] analyzing module dense_resource_rfbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/dense_resource_rfcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_rfcud_ram
INFO: [VRFC 10-311] analyzing module dense_resource_rfcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/dense_resource_rffYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_rffYi_rom
INFO: [VRFC 10-311] analyzing module dense_resource_rffYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/dense_resource_rfg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_rfg8j_ram
INFO: [VRFC 10-311] analyzing module dense_resource_rfg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/dense_resource_rf_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_rf_le
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/dense_resource_rf_le_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_rf_le_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/im2col_2d_cl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2col_2d_cl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/im2col_2d_cl_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2col_2d_cl_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lenet5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_data_0_V_ram
INFO: [VRFC 10-311] analyzing module lenet5_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_layer1_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_layer1_out_V_ram
INFO: [VRFC 10-311] analyzing module lenet5_layer1_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_layer2_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_layer2_out_V_ram
INFO: [VRFC 10-311] analyzing module lenet5_layer2_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_layer3_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_layer3_out_V_ram
INFO: [VRFC 10-311] analyzing module lenet5_layer3_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_layer4_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_layer4_out_V_ram
INFO: [VRFC 10-311] analyzing module lenet5_layer4_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_layer5_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_layer5_out_V_ram
INFO: [VRFC 10-311] analyzing module lenet5_layer5_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_layer6_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_layer6_out_V_ram
INFO: [VRFC 10-311] analyzing module lenet5_layer6_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lenet5_res_ram
INFO: [VRFC 10-311] analyzing module lenet5_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/pooling2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/pooling2d_flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_flatten
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lenet5_data_0_V_ram
Compiling module xil_defaultlib.lenet5_data_0_V(DataWidth=1,Addr...
Compiling module xil_defaultlib.lenet5_layer1_out_V_ram
Compiling module xil_defaultlib.lenet5_layer1_out_V(DataWidth=1,...
Compiling module xil_defaultlib.lenet5_layer2_out_V_ram
Compiling module xil_defaultlib.lenet5_layer2_out_V(DataWidth=1,...
Compiling module xil_defaultlib.lenet5_layer3_out_V_ram
Compiling module xil_defaultlib.lenet5_layer3_out_V(DataWidth=1,...
Compiling module xil_defaultlib.lenet5_layer4_out_V_ram
Compiling module xil_defaultlib.lenet5_layer4_out_V(DataWidth=1,...
Compiling module xil_defaultlib.lenet5_layer5_out_V_ram
Compiling module xil_defaultlib.lenet5_layer5_out_V(DataWidth=1,...
Compiling module xil_defaultlib.lenet5_layer6_out_V_ram
Compiling module xil_defaultlib.lenet5_layer6_out_V(DataWidth=1,...
Compiling module xil_defaultlib.lenet5_res_ram
Compiling module xil_defaultlib.lenet5_res(DataWidth=7,AddressRa...
Compiling module xil_defaultlib.conv_2d_resource_hbi_ram
Compiling module xil_defaultlib.conv_2d_resource_hbi(DataWidth=1...
Compiling module xil_defaultlib.conv_2d_resource_ibs_ram
Compiling module xil_defaultlib.conv_2d_resource_ibs(DataWidth=1...
Compiling module xil_defaultlib.dense_resource_rffYi_rom
Compiling module xil_defaultlib.dense_resource_rffYi(DataWidth=2...
Compiling module xil_defaultlib.dense_resource_rfg8j_ram
Compiling module xil_defaultlib.dense_resource_rfg8j(DataWidth=8...
Compiling module xil_defaultlib.dense_resource_rf_le
Compiling module xil_defaultlib.im2col_2d_cl
Compiling module xil_defaultlib.conv_2d_resource_cl
Compiling module xil_defaultlib.conv_2d_resource_dEe_ram
Compiling module xil_defaultlib.conv_2d_resource_dEe(DataWidth=1...
Compiling module xil_defaultlib.conv_2d_resource_eOg_ram
Compiling module xil_defaultlib.conv_2d_resource_eOg(DataWidth=1...
Compiling module xil_defaultlib.dense_resource_rfbkb_rom
Compiling module xil_defaultlib.dense_resource_rfbkb(DataWidth=2...
Compiling module xil_defaultlib.dense_resource_rfcud_ram
Compiling module xil_defaultlib.dense_resource_rfcud(DataWidth=5...
Compiling module xil_defaultlib.dense_resource_rf_le_1
Compiling module xil_defaultlib.im2col_2d_cl_1
Compiling module xil_defaultlib.conv_2d_resource_cl_1
Compiling module xil_defaultlib.compute_layer_2_wvdy_rom
Compiling module xil_defaultlib.compute_layer_2_wvdy(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_2_mwdI_ram
Compiling module xil_defaultlib.compute_layer_2_mwdI(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_2_axdS_ram
Compiling module xil_defaultlib.compute_layer_2_axdS(DataWidth=7...
Compiling module xil_defaultlib.compute_layer_2
Compiling module xil_defaultlib.compute_layer_1_wyd2_rom
Compiling module xil_defaultlib.compute_layer_1_wyd2(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_1
Compiling module xil_defaultlib.compute_layer_6_wjbC_rom
Compiling module xil_defaultlib.compute_layer_6_wjbC(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_6_mkbM_ram
Compiling module xil_defaultlib.compute_layer_6_mkbM(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_6_albW_ram
Compiling module xil_defaultlib.compute_layer_6_albW(DataWidth=7...
Compiling module xil_defaultlib.compute_layer_6
Compiling module xil_defaultlib.compute_layer_3_wsc4_rom
Compiling module xil_defaultlib.compute_layer_3_wsc4(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_3_mtde_ram
Compiling module xil_defaultlib.compute_layer_3_mtde(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_3_audo_ram
Compiling module xil_defaultlib.compute_layer_3_audo(DataWidth=7...
Compiling module xil_defaultlib.compute_layer_3
Compiling module xil_defaultlib.pooling2d
Compiling module xil_defaultlib.compute_layer_5_wmb6_rom
Compiling module xil_defaultlib.compute_layer_5_wmb6(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_5
Compiling module xil_defaultlib.compute_layer_4_wpcA_rom
Compiling module xil_defaultlib.compute_layer_4_wpcA(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_4
Compiling module xil_defaultlib.compute_layer_w6_Bew_rom
Compiling module xil_defaultlib.compute_layer_w6_Bew(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_mulCeG_ram
Compiling module xil_defaultlib.compute_layer_mulCeG(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_acc_V_ram
Compiling module xil_defaultlib.compute_layer_acc_V(DataWidth=7,...
Compiling module xil_defaultlib.compute_layer
Compiling module xil_defaultlib.compute_layer_7_wDeQ_rom
Compiling module xil_defaultlib.compute_layer_7_wDeQ(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_7_mEe0_ram
Compiling module xil_defaultlib.compute_layer_7_mEe0(DataWidth=2...
Compiling module xil_defaultlib.compute_layer_7_aFfa_ram
Compiling module xil_defaultlib.compute_layer_7_aFfa(DataWidth=7...
Compiling module xil_defaultlib.compute_layer_7
Compiling module xil_defaultlib.pooling2d_flatten
Compiling module xil_defaultlib.lenet5
Compiling module xil_defaultlib.apatb_lenet5_top
Compiling module work.glbl
Built simulation snapshot lenet5

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/xsim.dir/lenet5/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/xsim.dir/lenet5/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  1 12:21:40 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  1 12:21:40 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lenet5/xsim_script.tcl
# xsim {lenet5} -autoloadwcfg -tclbatch {lenet5.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source lenet5.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set max_group [add_wave_group max(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/max_V_ap_vld -into $max_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/max_V -into $max_group -radix hex
## set nine_group [add_wave_group nine(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/nine_V_ap_vld -into $nine_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/nine_V -into $nine_group -radix hex
## set eight_group [add_wave_group eight(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/eight_V_ap_vld -into $eight_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/eight_V -into $eight_group -radix hex
## set seven_group [add_wave_group seven(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/seven_V_ap_vld -into $seven_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/seven_V -into $seven_group -radix hex
## set six_group [add_wave_group six(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/six_V_ap_vld -into $six_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/six_V -into $six_group -radix hex
## set five_group [add_wave_group five(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/five_V_ap_vld -into $five_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/five_V -into $five_group -radix hex
## set four_group [add_wave_group four(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/four_V_ap_vld -into $four_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/four_V -into $four_group -radix hex
## set three_group [add_wave_group three(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/three_V_ap_vld -into $three_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/three_V -into $three_group -radix hex
## set two_group [add_wave_group two(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/two_V_ap_vld -into $two_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/two_V -into $two_group -radix hex
## set one_group [add_wave_group one(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/one_V_ap_vld -into $one_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/one_V -into $one_group -radix hex
## set zero_group [add_wave_group zero(wire) -into $coutputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/zero_V_ap_vld -into $zero_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/zero_V -into $zero_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_group [add_wave_group input(wire) -into $cinputgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/input_V -into $input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/ap_start -into $blocksiggroup
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/ap_done -into $blocksiggroup
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/ap_idle -into $blocksiggroup
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lenet5_top/AESL_inst_lenet5/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lenet5_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lenet5_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lenet5_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_input_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_zero_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_one_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_two_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_three_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_four_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_five_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_six_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_seven_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_eight_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_nine_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lenet5_top/LENGTH_max_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_max_group [add_wave_group max(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/max_V_ap_vld -into $tb_max_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/max_V -into $tb_max_group -radix hex
## set tb_nine_group [add_wave_group nine(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/nine_V_ap_vld -into $tb_nine_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/nine_V -into $tb_nine_group -radix hex
## set tb_eight_group [add_wave_group eight(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/eight_V_ap_vld -into $tb_eight_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/eight_V -into $tb_eight_group -radix hex
## set tb_seven_group [add_wave_group seven(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/seven_V_ap_vld -into $tb_seven_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/seven_V -into $tb_seven_group -radix hex
## set tb_six_group [add_wave_group six(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/six_V_ap_vld -into $tb_six_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/six_V -into $tb_six_group -radix hex
## set tb_five_group [add_wave_group five(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/five_V_ap_vld -into $tb_five_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/five_V -into $tb_five_group -radix hex
## set tb_four_group [add_wave_group four(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/four_V_ap_vld -into $tb_four_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/four_V -into $tb_four_group -radix hex
## set tb_three_group [add_wave_group three(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/three_V_ap_vld -into $tb_three_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/three_V -into $tb_three_group -radix hex
## set tb_two_group [add_wave_group two(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/two_V_ap_vld -into $tb_two_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/two_V -into $tb_two_group -radix hex
## set tb_one_group [add_wave_group one(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/one_V_ap_vld -into $tb_one_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/one_V -into $tb_one_group -radix hex
## set tb_zero_group [add_wave_group zero(wire) -into $tbcoutputgroup]
## add_wave /apatb_lenet5_top/zero_V_ap_vld -into $tb_zero_group -color #ffff00 -radix hex
## add_wave /apatb_lenet5_top/zero_V -into $tb_zero_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_group [add_wave_group input(wire) -into $tbcinputgroup]
## add_wave /apatb_lenet5_top/input_V -into $tb_input_group -radix hex
## save_wave_config lenet5.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 31 [0.00%] @ "125000"
// RTL Simulation : 1 / 31 [100.00%] @ "5486135000"
// RTL Simulation : 2 / 31 [100.00%] @ "10972135000"
// RTL Simulation : 3 / 31 [100.00%] @ "16458135000"
// RTL Simulation : 4 / 31 [100.00%] @ "21944135000"
// RTL Simulation : 5 / 31 [100.00%] @ "27430135000"
// RTL Simulation : 6 / 31 [100.00%] @ "32916135000"
// RTL Simulation : 7 / 31 [100.00%] @ "38402135000"
// RTL Simulation : 8 / 31 [100.00%] @ "43888135000"
// RTL Simulation : 9 / 31 [100.00%] @ "49374135000"
// RTL Simulation : 10 / 31 [100.00%] @ "54860135000"
// RTL Simulation : 11 / 31 [100.00%] @ "60346135000"
// RTL Simulation : 12 / 31 [100.00%] @ "65832135000"
// RTL Simulation : 13 / 31 [100.00%] @ "71318135000"
// RTL Simulation : 14 / 31 [100.00%] @ "76804135000"
// RTL Simulation : 15 / 31 [100.00%] @ "82290135000"
// RTL Simulation : 16 / 31 [100.00%] @ "87776135000"
// RTL Simulation : 17 / 31 [100.00%] @ "93262135000"
// RTL Simulation : 18 / 31 [100.00%] @ "98748135000"
// RTL Simulation : 19 / 31 [100.00%] @ "104234135000"
// RTL Simulation : 20 / 31 [100.00%] @ "109720135000"
// RTL Simulation : 21 / 31 [100.00%] @ "115206135000"
// RTL Simulation : 22 / 31 [100.00%] @ "120692135000"
// RTL Simulation : 23 / 31 [100.00%] @ "126178135000"
// RTL Simulation : 24 / 31 [100.00%] @ "131664135000"
// RTL Simulation : 25 / 31 [100.00%] @ "137150135000"
// RTL Simulation : 26 / 31 [100.00%] @ "142636135000"
// RTL Simulation : 27 / 31 [100.00%] @ "148122135000"
// RTL Simulation : 28 / 31 [100.00%] @ "153608135000"
// RTL Simulation : 29 / 31 [100.00%] @ "159094135000"
// RTL Simulation : 30 / 31 [100.00%] @ "164580135000"
// RTL Simulation : 31 / 31 [100.00%] @ "170066135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 170066175 ns : File "C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1/sim/verilog/lenet5.autotb.v" Line 891
run: Time (s): cpu = 00:05:14 ; elapsed = 00:09:32 . Memory (MB): peak = 968.977 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar  1 12:31:22 2022...
INFO: [COSIM 212-316] Starting C post checking ...
0 1 7 7
1 1 2 2
2 1 1 1
3 1 0 0
4 1 4 4
5 1 1 1
6 1 4 4
7 1 9 9
8 1 5 5
9 1 9 9
10 1 0 0
11 1 6 6
12 1 9 9
13 1 0 0
14 1 1 1
15 1 5 5
16 1 9 9
17 1 7 7
18 0 5 3
19 1 4 4
20 1 9 9
21 1 6 6
22 1 6 6
23 1 5 5
24 1 4 4
25 1 0 0
26 1 7 7
27 1 4 4
28 1 0 0
29 1 1 1
30 1 3 3
30
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Mar  1 12:31:42 2022...
INFO: [HLS 200-112] Total elapsed time: 850.585 seconds; peak allocated memory: 480.549 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Mar  1 12:31:42 2022...
