Information: Updating design information... (UID-85)
Warning: Design 'windRF_M8_N8_F2_NBIT64' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : windRF_M8_N8_F2_NBIT64
Version: F-2011.09-SP3
Date   : Mon Apr 26 17:46:47 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CWP_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: REGISTERS_reg[36][59]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windRF_M8_N8_F2_NBIT64
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CWP_reg[1]/CK (DFF_X1)                   0.00 #     0.00 r
  CWP_reg[1]/QN (DFF_X1)                   0.09       0.09 r
  U35273/ZN (NOR2_X1)                      0.04       0.13 f
  r498/U1_1/CO (FA_X1)                     0.10       0.23 f
  r498/U1_2/CO (FA_X1)                     0.09       0.32 f
  r498/U1_3/CO (FA_X1)                     0.09       0.42 f
  r498/U1_4/S (FA_X1)                      0.14       0.55 f
  U28752/ZN (NOR2_X1)                      0.10       0.65 r
  U26395/ZN (NAND3_X1)                     0.10       0.76 f
  U28473/ZN (OAI221_X1)                    0.12       0.88 r
  U35699/Z (CLKBUF_X1)                     0.08       0.96 r
  U31161/ZN (OAI211_X1)                    0.05       1.01 f
  U31160/Z (BUF_X1)                        0.05       1.06 f
  U27716/Z (BUF_X1)                        0.07       1.13 f
  U31520/ZN (OAI222_X1)                    0.07       1.21 r
  REGISTERS_reg[36][59]/D (DFF_X1)         0.01       1.22 r
  data arrival time                                   1.22

  clock CLK (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  REGISTERS_reg[36][59]/CK (DFF_X1)        0.00       2.00 r
  library setup time                      -0.04       1.96
  data required time                                  1.96
  -----------------------------------------------------------
  data required time                                  1.96
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.74


1
