{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2012, "design__instance__area": 38815.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020688306540250778, "power__switching__total": 0.010075577534735203, "power__leakage__total": 5.065374466539652e-07, "power__total": 0.030764389783143997, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.28026795566524065, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.27973593677679376, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6769206498046729, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.3631895997856824, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.676921, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.36319, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2999634792125721, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2994294619226243, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.0561913864676467, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.88377718755853, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -258.5799239030913, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.88377718755853, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.507273, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.883777, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 61, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.27083161480056117, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2703003730682535, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3100895183952303, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.536287029963477, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.31009, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.536287, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2687387333176496, "clock__skew__worst_setup": 0.2682857623107916, "timing__hold__ws": 0.3071000207722734, "timing__setup__ws": -6.08198220112601, "timing__hold__tns": 0, "timing__setup__tns": -267.35646275828924, "timing__hold__wns": 0, "timing__setup__wns": -6.08198220112601, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.3071, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 184, "timing__setup_r2r__ws": -6.081982, "timing__setup_r2r_vio__count": 184, "design__die__bbox": "0.0 0.0 294.145 312.065", "design__core__bbox": "6.72 15.68 287.28 294.0", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 91792.4, "design__core__area": 78085.5, "design__instance__count__stdcell": 2012, "design__instance__area__stdcell": 38815.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.49709, "design__instance__utilization__stdcell": 0.49709, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 18384508, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 43800.9, "design__violations": 0, "design__instance__count__setup_buffer": 67, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1412, "route__net__special": 2, "route__drc_errors__iter:1": 328, "route__wirelength__iter:1": 48679, "route__drc_errors__iter:2": 26, "route__wirelength__iter:2": 48219, "route__drc_errors__iter:3": 18, "route__wirelength__iter:3": 48105, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 48089, "route__drc_errors": 0, "route__wirelength": 48089, "route__vias": 8087, "route__vias__singlecut": 8087, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 646.99, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.27726180469644335, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2768082230669046, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6724839764281881, "timing__setup__ws__corner:min_tt_025C_5v00": 1.4666757112838298, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.672484, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.466676, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2950326455538509, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.29457734307857525, "timing__hold__ws__corner:min_ss_125C_4v50": 1.0748140459647888, "timing__setup__ws__corner:min_ss_125C_4v50": -5.718762514295509, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -251.40287363474482, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.718762514295509, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.497825, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.718762, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 61, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2687387333176496, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2682857623107916, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3071000207722734, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.602899969235719, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.3071, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.6029, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.283849368710517, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.28322764379914334, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6823078961617257, "timing__setup__ws__corner:max_tt_025C_5v00": 1.2391847898553146, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.682308, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.239185, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.30585476683706, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3052307104572687, "timing__hold__ws__corner:max_ss_125C_4v50": 1.0343031168735142, "timing__setup__ws__corner:max_ss_125C_4v50": -6.08198220112601, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -267.35646275828924, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -6.08198220112601, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.518287, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -6.081982, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2733153503103462, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.27269462459972293, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3137232229464454, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.4565068452467855, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.313723, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.456507, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99883, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99965, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00117164, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00128422, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000349199, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00128422, "ir__voltage__worst": 5, "ir__drop__avg": 0.000352, "ir__drop__worst": 0.00117, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}