HelpInfo,C:\eda\Microsemi\Libero\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\eda\Microsemi\Libero\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Kart_Board
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol p_addr in a pure function. Change the function type to impure||Kart_Board.srr(20);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/20||Kart.vhd(8933);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/8933
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol p_data in a pure function. Change the function type to impure||Kart_Board.srr(21);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/21||Kart.vhd(8934);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/8934
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol p_state in a pure function. Change the function type to impure||Kart_Board.srr(22);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/22||Kart.vhd(8935);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/8935
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol full in a pure function. Change the function type to impure||Kart_Board.srr(23);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/23||Kart.vhd(8935);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/8935
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sda_proxy (1 to 0)||Kart_Board.srr(27);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/27||Kart.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/504
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.kartcontroller has a width of 0||Kart_Board.srr(28);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/28||Kart.vhd(9696);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9696
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.kartcontroller has a width of 0||Kart_Board.srr(29);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/29||Kart.vhd(9696);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9696
Implementation;Synthesis|| CD638 ||@W:Signal proxysclout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(30);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/30||Kart.vhd(9415);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9415
Implementation;Synthesis|| CD638 ||@W:Signal proxysclin is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(31);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/31||Kart.vhd(9416);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9416
Implementation;Synthesis|| CD638 ||@W:Signal proxysdain is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(32);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/32||Kart.vhd(9417);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9417
Implementation;Synthesis|| CD638 ||@W:Signal proxysdaout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(33);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/33||Kart.vhd(9418);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9418
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(39);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/39||Kart.vhd(877);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/877
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(40);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/40||Kart.vhd(878);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/878
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(41);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/41||Kart.vhd(892);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/892
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(42);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/42||Kart.vhd(893);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/893
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.sensorscontroller has a width of 0||Kart_Board.srr(43);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/43||Kart.vhd(9311);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9311
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.sensorscontroller has a width of 0||Kart_Board.srr(44);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/44||Kart.vhd(9311);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/9311
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(71);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/71||Kart.vhd(6767);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6767
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(74);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/74||Kart.vhd(6749);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6749
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(75);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/75||Kart.vhd(6749);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6749
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(76);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/76||Kart.vhd(6749);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6749
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 2 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(77);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/77||Kart.vhd(6749);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6749
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(81);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/81||Kart.vhd(6515);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6515
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(82);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/82||Kart.vhd(6516);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6516
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(85);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/85||Kart.vhd(6515);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6515
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(86);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/86||Kart.vhd(6516);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6516
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(89);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/89||Kart.vhd(1295);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1295
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Kart_Board.srr(102);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/102||Kart.vhd(6123);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6123
Implementation;Synthesis|| CG290 ||@W:Referenced variable reset is not in sensitivity list.||Kart_Board.srr(103);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/103||Kart.vhd(6125);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/6125
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(113);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/113||Kart.vhd(2127);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2127
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(114);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/114||Kart.vhd(2128);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2128
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(115);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/115||Kart.vhd(2135);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2135
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(116);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/116||Kart.vhd(2136);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2136
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisters has a width of 0||Kart_Board.srr(117);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/117||Kart.vhd(5637);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/5637
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisters has a width of 0||Kart_Board.srr(118);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/118||Kart.vhd(5637);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/5637
Implementation;Synthesis|| CD638 ||@W:Signal ambientlight is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(119);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/119||Kart.vhd(5441);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/5441
Implementation;Synthesis|| CD638 ||@W:Signal proximity is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(120);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/120||Kart.vhd(5450);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/5450
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(125);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/125||Kart.vhd(3558);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3558
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(126);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/126||Kart.vhd(3565);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3565
Implementation;Synthesis|| CD328 ||@W:Port sendproximities of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(127);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/127||Kart.vhd(4852);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4852
Implementation;Synthesis|| CD328 ||@W:Port sendambients of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(128);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/128||Kart.vhd(4852);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4852
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(129);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/129||Kart.vhd(4852);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4852
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(130);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/130||Kart.vhd(4852);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4852
Implementation;Synthesis|| CD638 ||@W:Signal sendambients is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(131);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/131||Kart.vhd(4565);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4565
Implementation;Synthesis|| CD638 ||@W:Signal sendproximities is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(132);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/132||Kart.vhd(4570);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4570
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(143);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/143||Kart.vhd(4148);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4148
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(144);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/144||Kart.vhd(4155);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4155
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendambients (-1 to 0)||Kart_Board.srr(145);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/145||Kart.vhd(4159);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4159
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendproximities (-1 to 0)||Kart_Board.srr(146);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/146||Kart.vhd(4164);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4164
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(147);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/147||Kart.vhd(4236);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4236
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(150);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/150||Kart.vhd(4217);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4217
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Kart_Board.srr(151);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/151||Kart.vhd(4217);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4217
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(155);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/155||Kart.vhd(3960);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3960
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(156);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/156||Kart.vhd(3961);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3961
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(159);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/159||Kart.vhd(3960);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3960
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(160);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/160||Kart.vhd(3961);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3961
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(163);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/163||Kart.vhd(3960);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3960
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(164);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/164||Kart.vhd(3961);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3961
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of rangerOut(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(170);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/170||Kart.vhd(4098);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/4098
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(174);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/174||Kart.vhd(1295);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1295
Implementation;Synthesis|| CD638 ||@W:Signal p_ok is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(193);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/193||Kart.vhd(2422);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2422
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_curr_high_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(195);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/195||Kart.vhd(2577);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2577
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_volt_high_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(196);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/196||Kart.vhd(2577);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2577
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(199);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/199||Kart.vhd(2441);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2441
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(200);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/200||Kart.vhd(2441);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2441
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(201);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/201||Kart.vhd(2441);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2441
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(202);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/202||Kart.vhd(2441);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2441
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_volt(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(203);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/203||Kart.vhd(2441);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2441
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_curr(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(204);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/204||Kart.vhd(2441);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2441
Implementation;Synthesis|| CD434 ||@W:Signal send1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Kart_Board.srr(206);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/206||Kart.vhd(2713);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/2713
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(233);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/233||Kart.vhd(1800);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1800
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(236);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/236||Kart.vhd(1783);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1783
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(237);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/237||Kart.vhd(1783);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1783
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(238);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/238||Kart.vhd(1783);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1783
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(239);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/239||Kart.vhd(1783);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1783
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 1 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(240);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/240||Kart.vhd(1783);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1783
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 0 downto 0. ||Kart_Board.srr(250);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/250||Kart.vhd(1295);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1295
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(270);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/270||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(271);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/271||Kart.vhd(1243);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1243
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(272);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/272||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 6 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(273);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/273||Kart.vhd(1486);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1486
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 1 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(274);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/274||Kart.vhd(1486);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1486
Implementation;Synthesis|| CL169 ||@W:Pruning unused register once. Make sure that there are no unused intermediate registers.||Kart_Board.srr(291);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/291||Kart.vhd(3054);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3054
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count(24 downto 0). Make sure that there are no unused intermediate registers.||Kart_Board.srr(292);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/292||Kart.vhd(3054);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/3054
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(295);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/295||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(296);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/296||Kart.vhd(1243);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1243
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(319);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/319||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(320);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/320||Kart.vhd(1243);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/1243
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(321);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/321||Kart.vhd(5724);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/5724
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of hworientation(15 downto 0) is unused ||Kart_Board.srr(322);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/322||Kart.vhd(5724);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/5724
Implementation;Synthesis|| CL246 ||@W:Input port bits 39 to 8 of frame(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(335);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/335||Kart.vhd(7729);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/7729
Implementation;Synthesis|| CL158 ||@W:Inout SDA_proxy is unused||Kart_Board.srr(346);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/346||Kart.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\axel.amand\Desktop\eln-kart-master\Board\concat\Kart.vhd'/linenumber/504
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Kart_Board|clock which controls 1086 sequential elements including I_board.I_cregController.I_cregRegisters.I_registers.register_input\.p_registers_0[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(433);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/433||kart.vhd(1290);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/1290
Implementation;Synthesis|| MT530 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock which controls 4 sequential elements including I_board.I_stepperController.I_angleControl.I_phases.coil3. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(434);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/434||kart.vhd(6125);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/6125
Implementation;Synthesis|| MO160 ||@W:Register bit p_addr[4] (in view view:work.txRouter(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(564);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/564||kart.vhd(8946);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/8946
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(605);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/605||kart.vhd(7261);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/7261
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(606);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/606||kart.vhd(7261);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/7261
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(612);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/612||kart.vhd(7261);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/7261
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(613);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/613||kart.vhd(7261);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/7261
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(632);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/632||kart.vhd(3968);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/3968
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(633);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/633||kart.vhd(3968);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/3968
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(636);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/636||kart.vhd(3968);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/3968
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(637);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/637||kart.vhd(3968);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/3968
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(640);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/640||kart.vhd(3968);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/3968
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(641);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/641||kart.vhd(3968);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/3968
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[23] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(702);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/702||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[22] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(703);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/703||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[21] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(704);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/704||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[20] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(705);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/705||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[19] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(706);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/706||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[18] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(707);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/707||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[17] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(708);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/708||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[16] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(709);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/709||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[15] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(710);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/710||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[14] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(711);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/711||null;null
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_stepperController.I_registers.U_sender.p_addr_out[7] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(718);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/718||kart.vhd(6749);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/6749
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_regs.U_sender.p_addr_out[6] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(719);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/719||kart.vhd(4217);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/4217
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_battery.U_tx.sendStop (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(720);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/720||kart.vhd(2680);liberoaction://cross_probe/hdl/file/'c:\users\axel.amand\desktop\eln-kart-master\board\concat\kart.vhd'/linenumber/2680
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Kart_Board|clock with period 10.00ns. Please declare a user-defined clock on object "p:clock"||Kart_Board.srr(843);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/843||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:I_board.I_stepperController.I_angleControl.I_phases.stepdelayed"||Kart_Board.srr(844);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/844||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Kart_Board.srr(860);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/860||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Kart_Board.srr(862);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/862||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Kart_Board.srr(878);liberoaction://cross_probe/hdl/file/'C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr'/linenumber/878||null;null
Implementation;Compile;RootName:Kart_Board
Implementation;Compile||(null)||Please refer to the log file for details about 24 Warning(s)||Kart_Board_compile_log.rpt;liberoaction://open_report/file/Kart_Board_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Kart_Board
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||Kart_Board_placeroute_log.rpt;liberoaction://open_report/file/Kart_Board_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Kart_Board
