<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>NEC Vector Processor Live Blog -</title><meta name=robots content="index,follow,noarchive"><meta name=description content="08:59PM EDT - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC.

09:00PM EDT - SX-Aurora TSUBASA
09:00PM EDT - NEC is a vector processor supercomputer
09:01PM EDT - based company


09:01PM EDT - SX-ACE in 2013 was 28 nm, 1."><meta name=author content="Martina Birk"><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/app.css><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/an-old-hope.min.css><script defer src=https://assets.cdnweb.info/hugo/paper/js/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=./theme.png><link rel=icon href=./favicon.ico><link rel=apple-touch-icon href=./apple-touch-icon.png><meta name=generator content="Hugo 0.98.0"><meta property="og:title" content="NEC Vector Processor Live Blog"><meta property="og:description" content="08:59PM EDT - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC."><meta property="og:type" content="article"><meta property="og:url" content="/hot-chips-2018-nec-vector-processor-live-blog.html"><meta property="article:section" content="post"><meta property="article:published_time" content="2024-08-04T00:00:00+00:00"><meta property="article:modified_time" content="2024-08-04T00:00:00+00:00"><meta itemprop=name content="NEC Vector Processor Live Blog"><meta itemprop=description content="08:59PM EDT - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC."><meta itemprop=datePublished content="2024-08-04T00:00:00+00:00"><meta itemprop=dateModified content="2024-08-04T00:00:00+00:00"><meta itemprop=wordCount content="685"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="NEC Vector Processor Live Blog"><meta name=twitter:description content="08:59PM EDT - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC."></head><body class=not-ready data-menu=true><header class=header><p class=logo><a class=site-name href=./index.html>BlinkDash</a><a class=btn-dark></a></p><script>let bodyClx=document.body.classList,btnDark=document.querySelector(".btn-dark"),sysDark=window.matchMedia("(prefers-color-scheme: dark)"),darkVal=localStorage.getItem("dark"),setDark=e=>{bodyClx[e?"add":"remove"]("dark"),localStorage.setItem("dark",e?"yes":"no")};setDark(darkVal?darkVal==="yes":sysDark.matches),requestAnimationFrame(()=>bodyClx.remove("not-ready")),btnDark.addEventListener("click",()=>setDark(!bodyClx.contains("dark"))),sysDark.addEventListener("change",e=>setDark(e.matches))</script><nav class=menu><a href=./sitemap.xml>Sitemap</a></nav></header><main class=main><article class=post-single><header class=post-title><p><time>Aug 4, 2024</time>
<span>Martina Birk</span></p><h1>NEC Vector Processor Live Blog</h1></header><section class=post-content><p><a id=post0821205948 href=#><span class=lb_time>08:59PM EDT</span></a> - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC.</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899574749819858775_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210032 href=#><span class=lb_time>09:00PM EDT</span></a> - SX-Aurora TSUBASA</p><p><a id=post0821210055 href=#><span class=lb_time>09:00PM EDT</span></a> - NEC is a vector processor supercomputer</p><p><a id=post0821210105 href=#><span class=lb_time>09:01PM EDT</span></a> - based company</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348996207301454909192_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348996702283557033_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210149 href=#><span class=lb_time>09:01PM EDT</span></a> - SX-ACE in 2013 was 28 nm, 1.0 GHz, 256 GFLOPs, 256GB/sec per processor</p><p><a id=post0821210159 href=#><span class=lb_time>09:01PM EDT</span></a> - Do a lot of compiler work</p><p><a id=post0821210212 href=#><span class=lb_time>09:02PM EDT</span></a> - Vector computing for HPC</p><p><a id=post0821210233 href=#><span class=lb_time>09:02PM EDT</span></a> - Focused on large scale supercomputer before, so developed new supercomputer with a vector technology based on the engine</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899687850444982451_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210304 href=#><span class=lb_time>09:03PM EDT</span></a> - Each node is x86 CPU + Vector Engine with high memory bandwidth and flexible configuration</p><p><a id=post0821210322 href=#><span class=lb_time>09:03PM EDT</span></a> - x86 and Linux, Fortran/C/C++</p><p><a id=post0821210336 href=#><span class=lb_time>09:03PM EDT</span></a> - Automatic vectorization and parallelization by proven vector compiler</p><p><a id=post0821210413 href=#><span class=lb_time>09:04PM EDT</span></a> - Vector Engine is TRANSPARENT to code</p><p><a id=post0821210529 href=#><span class=lb_time>09:05PM EDT</span></a> - Scales from Desktop Tower up to supercomputer</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348998863211959659551_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210555 href=#><span class=lb_time>09:05PM EDT</span></a> - Air cooled and liquid cooled cards</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899918298745277903_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210610 href=#><span class=lb_time>09:06PM EDT</span></a> - Only one 8-pin connector</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348999464471904131054_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210643 href=#><span class=lb_time>09:06PM EDT</span></a> - PCIe 3.0 x16</p><p><a id=post0821210647 href=#><span class=lb_time>09:06PM EDT</span></a> - Dual slot, sub-300W</p><p><a id=post0821210655 href=#><span class=lb_time>09:06PM EDT</span></a> - only one 8-pin and 300W?</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899982902420732883_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210741 href=#><span class=lb_time>09:07PM EDT</span></a> - 6 x HBM2</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349000416052093096591_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210754 href=#><span class=lb_time>09:07PM EDT</span></a> - TSMC and Broadcom assist</p><p><a id=post0821210759 href=#><span class=lb_time>09:07PM EDT</span></a> - 1.2 TB/s bandwidth</p><p><a id=post0821210806 href=#><span class=lb_time>09:08PM EDT</span></a> - 2.5D Interposer</p><p><a id=post0821210816 href=#><span class=lb_time>09:08PM EDT</span></a> - VE processor is 15x33mm</p><p><a id=post0821210904 href=#><span class=lb_time>09:09PM EDT</span></a> - 16MB LCC, 2D Mesh</p><p><a id=post0821210913 href=#><span class=lb_time>09:09PM EDT</span></a> - 1.6 GHz, 4.95 TFLOP single precision</p><p><a id=post0821210919 href=#><span class=lb_time>09:09PM EDT</span></a> - Up to 48GB HBM2</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900050730439773605_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210922 href=#><span class=lb_time>09:09PM EDT</span></a> - 16nm FF</p><p><a id=post0821210942 href=#><span class=lb_time>09:09PM EDT</span></a> - 307GF in DP per core</p><p><a id=post0821210950 href=#><span class=lb_time>09:09PM EDT</span></a> - 8 vector cores inside</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/153490012849968311263_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211033 href=#><span class=lb_time>09:10PM EDT</span></a> - Vector processing unit and scalar processing unit</p><p><a id=post0821211052 href=#><span class=lb_time>09:10PM EDT</span></a> - Scalar Processing Unit provides basic functionality - fetch, decode, branch, add, exceptions</p><p><a id=post0821211057 href=#><span class=lb_time>09:10PM EDT</span></a> - Controls the status of the core</p><p><a id=post0821211105 href=#><span class=lb_time>09:11PM EDT</span></a> - Address translation and data forwarding crossbar</p><p><a id=post0821211123 href=#><span class=lb_time>09:11PM EDT</span></a> - 16 elements/cycle vector address generation and translation, 17 requests/cycle issuing</p><p><a id=post0821211136 href=#><span class=lb_time>09:11PM EDT</span></a> - 409.6 GB/sec load and store data forwwarding</p><p><a id=post0821211215 href=#><span class=lb_time>09:12PM EDT</span></a> - Four pipelines, each 32-way parallel</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349002157412047185705_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211222 href=#><span class=lb_time>09:12PM EDT</span></a> - Total 96 FMAs per core</p><p><a id=post0821211236 href=#><span class=lb_time>09:12PM EDT</span></a> - Doubled SP perf by 32-bit x 2 packed vector data</p><p><a id=post0821211247 href=#><span class=lb_time>09:12PM EDT</span></a> - Vector register renaming with 256 physical VRs</p><p><a id=post0821211315 href=#><span class=lb_time>09:13PM EDT</span></a> - 7 VR banks per Vector Pipeline</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349003264581838414096_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211322 href=#><span class=lb_time>09:13PM EDT</span></a> - 32 VPPs per core</p><p><a id=post0821211326 href=#><span class=lb_time>09:13PM EDT</span></a> - OoO scheduling</p><p><a id=post0821211333 href=#><span class=lb_time>09:13PM EDT</span></a> - Dedicated complex operation pipeline</p><p><a id=post0821211434 href=#><span class=lb_time>09:14PM EDT</span></a> - Scalar part of core is traditional front end</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349003830531874385878_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211442 href=#><span class=lb_time>09:14PM EDT</span></a> - 4 instruction fetch and decode</p><p><a id=post0821211446 href=#><span class=lb_time>09:14PM EDT</span></a> - branch predictor</p><p><a id=post0821211451 href=#><span class=lb_time>09:14PM EDT</span></a> - 8-level speculative execution</p><p><a id=post0821211501 href=#><span class=lb_time>09:15PM EDT</span></a> - 32kB L1 cache and unified 256kb L2</p><p><a id=post0821211504 href=#><span class=lb_time>09:15PM EDT</span></a> - hardware prefetch</p><p><a id=post0821211515 href=#><span class=lb_time>09:15PM EDT</span></a> - Support for contiguous vector instruction pipes</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349004649221484217511_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211617 href=#><span class=lb_time>09:16PM EDT</span></a> - Memory subsystem to support 3 TB/s LLC bandwidth</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/153490054404653411782_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211623 href=#><span class=lb_time>09:16PM EDT</span></a> - 1.2 TB HBM2 bandwidth</p><p><a id=post0821211629 href=#><span class=lb_time>09:16PM EDT</span></a> - Scalar L1/L2 ineach core</p><p><a id=post0821211647 href=#><span class=lb_time>09:16PM EDT</span></a> - 2 memory networks - 2D Mesh NoC for cores, also ring bus for DMA</p><p><a id=post0821211656 href=#><span class=lb_time>09:16PM EDT</span></a> - DMA engine used by vector cores and x86 node</p><p><a id=post0821211703 href=#><span class=lb_time>09:17PM EDT</span></a> - DMA engine can be virtualized</p><p><a id=post0821211714 href=#><span class=lb_time>09:17PM EDT</span></a> - Can access VE Memory, VE Registers, and x86 memory</p><p><a id=post0821211718 href=#><span class=lb_time>09:17PM EDT</span></a> - mapped through PCIe</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900566329840952720_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211753 href=#><span class=lb_time>09:17PM EDT</span></a> - 2D mesh maximuses bandwith with minimal wiring</p><p><a id=post0821211758 href=#><span class=lb_time>09:17PM EDT</span></a> - 16 layer mesh</p><p><a id=post0821211803 href=#><span class=lb_time>09:18PM EDT</span></a> - Age based QoS control</p><p><a id=post0821211838 href=#><span class=lb_time>09:18PM EDT</span></a> - Dimension ordered routing</p><p><a id=post0821211930 href=#><span class=lb_time>09:19PM EDT</span></a> - L3 is 16MB write back</p><p><a id=post0821211935 href=#><span class=lb_time>09:19PM EDT</span></a> - Inclusive of L1 and L2</p><p><a id=post0821211943 href=#><span class=lb_time>09:19PM EDT</span></a> - 128 banks, auto data scrubbing</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349006618011883578638_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211948 href=#><span class=lb_time>09:19PM EDT</span></a> - assignable data buffer feature</p><p><a id=post0821212028 href=#><span class=lb_time>09:20PM EDT</span></a> - Vector Engine is much cheaper than V100</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349007629311072790088_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821212110 href=#><span class=lb_time>09:21PM EDT</span></a> - Design target for VE not best Perf/Watt, but beat Xeon. Not optimized yet</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900877247738402795_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821212221 href=#><span class=lb_time>09:22PM EDT</span></a> - Performance on machine learning up to 107x over Xeon</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900978086449069114_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821212319 href=#><span class=lb_time>09:23PM EDT</span></a> - Very competitive with GPGPU using standard programming paradigms</p><p><a id=post0821212323 href=#><span class=lb_time>09:23PM EDT</span></a> - Q&A</p><p><a id=post0821213157 href=#><span class=lb_time>09:31PM EDT</span></a> - Sorry, left to ask a question about power. That's a wrap, hope you enjoyed our Hot Chips coverage!</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH50fpRyZqGnpGKwqbXPrGRraGFteq%2BxwmatnpukpL9uvNGomp6ro6S%2FbrjIr5xmmpyktA%3D%3D</p></section><nav class=post-nav><a class=prev href=./shaquille-oneal-net-worth.html><span>←</span><span>Shaquille ONeal Net Worth: NBA Contracts &amp;amp; Businesses</span></a>
<a class=next href=./pesto-parmesan-sundried-tomato-tartlets.html><span>Pesto Parmesan Sundried Tomato Tartlets Modern Honey</span><span>→</span></a></nav></article></main><footer class=footer><p>&copy; 2024 <a href=./></a></p><p>Powered by <a href=https://gohugo.io/ rel=noopener target=_blank>Hugo️️</a>️</p></footer><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>