TimeQuest Timing Analyzer report for PCXT_atlas_cyc
Fri May 12 11:33:02 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'spiclk'
 19. Slow 1200mV 85C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Setup: 'sdramclk'
 21. Slow 1200mV 85C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 22. Slow 1200mV 85C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Hold: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'spiclk'
 25. Slow 1200mV 85C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'
 30. Slow 1200mV 85C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 31. Slow 1200mV 85C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 32. Slow 1200mV 85C Model Hold: 'sdramclk'
 33. Slow 1200mV 85C Model Recovery: 'spiclk'
 34. Slow 1200mV 85C Model Recovery: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 85C Model Recovery: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Removal: 'spiclk'
 37. Slow 1200mV 85C Model Removal: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 85C Model Removal: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'spiclk'
 52. Slow 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Setup: 'sdramclk'
 54. Slow 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 55. Slow 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'
 56. Slow 1200mV 0C Model Hold: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'spiclk'
 59. Slow 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 62. Slow 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 65. Slow 1200mV 0C Model Hold: 'sdramclk'
 66. Slow 1200mV 0C Model Recovery: 'spiclk'
 67. Slow 1200mV 0C Model Recovery: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 68. Slow 1200mV 0C Model Recovery: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Removal: 'spiclk'
 70. Slow 1200mV 0C Model Removal: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Removal: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Setup: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Setup: 'spiclk'
 82. Fast 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'
 85. Fast 1200mV 0C Model Setup: 'sdramclk'
 86. Fast 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 87. Fast 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'
 88. Fast 1200mV 0C Model Hold: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Hold: 'spiclk'
 90. Fast 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'
 91. Fast 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
 92. Fast 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'
 95. Fast 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 96. Fast 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 97. Fast 1200mV 0C Model Hold: 'sdramclk'
 98. Fast 1200mV 0C Model Recovery: 'spiclk'
 99. Fast 1200mV 0C Model Recovery: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
100. Fast 1200mV 0C Model Recovery: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Removal: 'spiclk'
102. Fast 1200mV 0C Model Removal: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'
103. Fast 1200mV 0C Model Removal: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. Unconstrained Output Ports
120. Unconstrained Output Ports
121. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; PCXT_atlas_cyc                                      ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 2.03        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   9.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                      ;
+----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                  ; Status ; Read at                  ;
+----------------------------------------------------------------+--------+--------------------------+
; ../DeMiSTify/Board/atlas_cyc/constraints.sdc                   ; OK     ; Fri May 12 11:32:57 2023 ;
; ../PCXT.sdc                                                    ; OK     ; Fri May 12 11:32:57 2023 ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc ; OK     ; Fri May 12 11:32:57 2023 ;
+----------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                       ; Type      ; Period  ; Frequency  ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                     ; Source                                                                                                             ; Targets                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; clk_12                                                                                                           ; Base      ; 83.333  ; 12.0 MHz   ; 0.000  ; 41.666  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                            ;                                                                                                                    ; { CLK12M }                                                                                                           ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; Generated ; 34.920  ; 28.64 MHz  ; 0.000  ; 17.460  ; 50.00      ; 44        ; 105         ;       ;        ;           ;            ; false    ; clk_12                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|inclk[0]                                                       ; { guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] }                                                       ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; Generated ; 17.460  ; 57.27 MHz  ; 0.000  ; 8.730   ; 50.00      ; 22        ; 105         ;       ;        ;           ;            ; false    ; clk_12                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|inclk[0]                                                       ; { guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] }                                                       ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; Generated ; 9.999   ; 100.01 MHz ; 0.000  ; 4.999   ; 50.00      ; 3         ; 25          ;       ;        ;           ;            ; false    ; clk_12                                                     ; guest|pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ; { guest|pll|altpll_component|auto_generated|pll1|clk[0] }                                                            ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; Generated ; 19.999  ; 50.0 MHz   ; 0.000  ; 9.999   ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_12                                                     ; guest|pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ; { guest|pll|altpll_component|auto_generated|pll1|clk[1] }                                                            ;
; guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; Generated ; 19.999  ; 50.0 MHz   ; -1.944 ; 8.055   ; 50.00      ; 6         ; 25          ; -35.0 ;        ;           ;            ; false    ; clk_12                                                     ; guest|pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ; { guest|pll|altpll_component|auto_generated|pll1|clk[2] }                                                            ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; Generated ; 67.777  ; 14.75 MHz  ; 0.000  ; 33.888  ; 50.00      ; 61        ; 75          ;       ;        ;           ;            ; false    ; clk_12                                                     ; guest|pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ; { guest|pll|altpll_component|auto_generated|pll1|clk[3] }                                                            ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; 9.977   ; 100.23 MHz ; -2.494 ; 2.494   ; 50.00      ; 2         ; 7           ; -90.0 ;        ;           ;            ; false    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] } ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; 69.840  ; 14.32 MHz  ; -2.494 ; 32.426  ; 50.00      ; 2         ; 1           ; -12.9 ;        ;           ;            ; false    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] } ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; Generated ; 19.999  ; 50.0 MHz   ; 0.000  ; 9.999   ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_12                                                     ; pllvideo|altpll_component|auto_generated|pll1|inclk[0]                                                             ; { pllvideo|altpll_component|auto_generated|pll1|clk[0] }                                                             ;
; sdramclk                                                                                                         ; Generated ; 19.999  ; 50.0 MHz   ; 18.055 ; 28.054  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; guest|pll|altpll_component|auto_generated|pll1|clk[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                              ; { DRAM_CLK }                                                                                                         ;
; spiclk                                                                                                           ; Generated ; 333.332 ; 3.0 MHz    ; 0.000  ; 166.666 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_12                                                     ; CLK12M                                                                                                             ; { substitute_mcu:controller|spi_controller:spi|sck }                                                                 ;
+------------------------------------------------------------------------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+------+
; 55.02 MHz  ; 55.02 MHz       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ;      ;
; 56.72 MHz  ; 56.72 MHz       ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ;      ;
; 75.47 MHz  ; 75.47 MHz       ; spiclk                                                                                                           ;      ;
; 80.63 MHz  ; 80.63 MHz       ; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ;      ;
; 85.77 MHz  ; 85.77 MHz       ; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ;      ;
; 100.78 MHz ; 100.78 MHz      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ;      ;
; 125.34 MHz ; 125.34 MHz      ; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ;      ;
; 153.0 MHz  ; 153.0 MHz       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;      ;
; 218.2 MHz  ; 218.2 MHz       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; -1.660 ; -37.647       ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.603 ; -2.833        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 0.695  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 1.153  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 1.943  ; 0.000         ;
; spiclk                                                                                                           ; 2.133  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 7.537  ; 0.000         ;
; sdramclk                                                                                                         ; 11.215 ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 28.006 ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 59.799 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; -1.124 ; -1.124        ;
; spiclk                                                                                                           ; 0.421  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 0.434  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 0.453  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 0.453  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 0.453  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 0.455  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.466  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.466  ; 0.000         ;
; sdramclk                                                                                                         ; 4.153  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; spiclk                                                ; 3.033  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 4.053  ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 15.533 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; spiclk                                                ; 1.464 ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 2.446 ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 3.828 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.606   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 4.616   ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 8.259   ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 9.480   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 9.620   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; 9.793   ; 0.000         ;
; sdramclk                                                                                                         ; 9.793   ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 17.002  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 33.533  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.563  ; 0.000         ;
; clk_12                                                                                                           ; 41.512  ; 0.000         ;
; spiclk                                                                                                           ; 166.302 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.660 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.106     ; 11.554     ;
; -1.613 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.105     ; 11.508     ;
; -1.574 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 11.477     ;
; -1.472 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.106     ; 11.366     ;
; -1.463 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.077     ; 11.386     ;
; -1.406 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.076     ; 11.330     ;
; -1.391 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.077     ; 11.314     ;
; -1.376 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.076     ; 11.300     ;
; -1.367 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.094     ; 11.273     ;
; -1.354 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.389      ; 11.743     ;
; -1.317 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.105     ; 11.212     ;
; -1.312 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.096     ; 11.216     ;
; -1.297 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.687     ;
; -1.297 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.078     ; 11.219     ;
; -1.292 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 11.207     ;
; -1.282 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.389      ; 11.671     ;
; -1.280 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 11.183     ;
; -1.267 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.657     ;
; -1.261 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.091     ; 11.170     ;
; -1.258 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.389      ; 11.647     ;
; -1.236 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[23]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.076     ; 11.160     ;
; -1.226 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.079     ; 11.147     ;
; -1.201 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.591     ;
; -1.198 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.096     ; 11.102     ;
; -1.189 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.079     ; 11.110     ;
; -1.188 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.388      ; 11.576     ;
; -1.186 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.389      ; 11.575     ;
; -1.185 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 11.088     ;
; -1.183 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.381      ; 11.564     ;
; -1.178 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[10]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.096     ; 11.082     ;
; -1.174 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.105     ; 11.069     ;
; -1.171 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.561     ;
; -1.167 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.098     ; 11.069     ;
; -1.162 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 11.065     ;
; -1.160 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.104     ; 11.056     ;
; -1.152 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.375      ; 11.527     ;
; -1.139 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.382      ; 11.521     ;
; -1.131 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 11.061     ;
; -1.127 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[23]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.517     ;
; -1.127 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.517     ;
; -1.125 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 11.028     ;
; -1.120 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.096     ; 11.024     ;
; -1.117 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.387      ; 11.504     ;
; -1.112 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[5]      ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.094     ; 11.018     ;
; -1.106 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 11.036     ;
; -1.102 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.492     ;
; -1.097 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.093     ; 11.004     ;
; -1.094 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.363      ; 11.457     ;
; -1.094 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 11.024     ;
; -1.092 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.388      ; 11.480     ;
; -1.087 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.381      ; 11.468     ;
; -1.080 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.387      ; 11.467     ;
; -1.072 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.077     ; 10.995     ;
; -1.071 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.363      ; 11.434     ;
; -1.069 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 10.999     ;
; -1.069 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.053     ; 11.016     ;
; -1.062 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.363      ; 11.425     ;
; -1.056 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.375      ; 11.431     ;
; -1.054 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.094     ; 10.960     ;
; -1.044 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.067     ; 10.977     ;
; -1.043 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.105     ; 10.938     ;
; -1.040 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.393      ; 11.433     ;
; -1.038 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~10_OTERM270     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.078     ; 10.960     ;
; -1.037 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[10]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.088     ; 10.949     ;
; -1.033 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[13]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.062     ; 10.971     ;
; -1.031 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[23]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.390      ; 11.421     ;
; -1.024 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.069     ; 10.955     ;
; -1.023 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.096     ; 10.927     ;
; -1.021 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.387      ; 11.408     ;
; -1.020 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.391      ; 11.411     ;
; -1.012 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.052     ; 10.960     ;
; -1.011 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.370      ; 11.381     ;
; -1.008 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.374      ; 11.382     ;
; -1.007 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.067     ; 10.940     ;
; -1.003 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[5]      ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.372      ; 11.375     ;
; -0.998 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.096     ; 10.902     ;
; -0.997 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 10.900     ;
; -0.997 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.053     ; 10.944     ;
; -0.993 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.095     ; 10.898     ;
; -0.991 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[4]   ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.098     ; 10.893     ;
; -0.987 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.069     ; 10.918     ;
; -0.985 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.105     ; 10.880     ;
; -0.985 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.366      ; 11.351     ;
; -0.984 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.387      ; 11.371     ;
; -0.982 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.052     ; 10.930     ;
; -0.974 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.382      ; 11.356     ;
; -0.968 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_in[0]                  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.082     ; 10.886     ;
; -0.966 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.098     ; 10.868     ;
; -0.964 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.079     ; 10.885     ;
; -0.963 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.389      ; 11.352     ;
; -0.963 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.098     ; 10.865     ;
; -0.960 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 10.863     ;
; -0.959 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.069     ; 10.890     ;
; -0.959 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[11]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.611     ; 10.348     ;
; -0.955 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.077     ; 10.878     ;
; -0.954 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456      ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.565     ; 10.389     ;
; -0.954 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.097     ; 10.857     ;
; -0.954 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.362      ; 11.316     ;
; -0.951 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.565     ; 10.386     ;
; -0.949 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466    ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.568     ; 10.381     ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.603 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[24]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.654     ; 1.384      ;
; -0.266 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[12]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 1.044      ;
; -0.106 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[3]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.884      ;
; -0.106 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[26]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.884      ;
; -0.105 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[9]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.883      ;
; -0.105 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[6]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.883      ;
; -0.104 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[5]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.882      ;
; -0.104 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.882      ;
; -0.104 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.882      ;
; -0.103 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[11]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.881      ;
; -0.103 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[22]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.881      ;
; -0.103 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[16]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.881      ;
; -0.103 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[14]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.881      ;
; -0.103 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[4]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.881      ;
; -0.103 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[13]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.881      ;
; -0.102 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[20]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.880      ;
; -0.102 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[18]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.880      ;
; -0.102 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[7]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.880      ;
; -0.102 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.880      ;
; -0.102 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[8]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.880      ;
; -0.102 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[10]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.657     ; 0.880      ;
; 0.344  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[19]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.207     ; 0.884      ;
; 0.345  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[15]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.207     ; 0.883      ;
; 0.345  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[27]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.207     ; 0.883      ;
; 0.346  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[17]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.207     ; 0.882      ;
; 0.346  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[21]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.207     ; 0.882      ;
; 0.347  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[23]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.207     ; 0.881      ;
; 0.348  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[25]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.207     ; 0.880      ;
; 5.394  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.129     ; 4.325      ;
; 5.612  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.576     ; 3.204      ;
; 6.314  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.129     ; 2.949      ;
; 6.675  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 3.109      ;
; 6.763  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 3.021      ;
; 6.812  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 3.086      ;
; 6.946  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.952      ;
; 6.960  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 2.824      ;
; 6.968  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 2.816      ;
; 7.132  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.766      ;
; 7.153  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.121     ; 2.574      ;
; 7.201  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.697      ;
; 7.262  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.636      ;
; 7.276  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.622      ;
; 7.285  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.613      ;
; 7.337  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.561      ;
; 7.359  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.539      ;
; 7.365  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.533      ;
; 7.379  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.519      ;
; 7.408  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.490      ;
; 7.474  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.424      ;
; 7.480  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.418      ;
; 7.535  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.363      ;
; 7.546  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.352      ;
; 7.588  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.306      ;
; 7.589  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.305      ;
; 7.589  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.305      ;
; 7.593  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.301      ;
; 7.594  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.300      ;
; 7.595  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.299      ;
; 7.596  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.298      ;
; 7.688  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.210      ;
; 7.697  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.201      ;
; 7.806  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.084     ; 2.088      ;
; 7.810  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.088      ;
; 7.867  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.031      ;
; 7.869  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 2.029      ;
; 8.012  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.885      ;
; 8.013  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.080     ; 1.885      ;
; 8.013  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.884      ;
; 8.015  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.882      ;
; 8.017  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.880      ;
; 8.020  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.877      ;
; 8.022  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.875      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.743      ;
; 8.060  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.083     ; 1.835      ;
; 8.061  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.083     ; 1.834      ;
; 8.061  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.083     ; 1.834      ;
; 8.062  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.083     ; 1.833      ;
; 8.142  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.356      ; 2.192      ;
; 8.143  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.356      ; 2.191      ;
; 8.145  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.356      ; 2.189      ;
; 8.147  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.356      ; 2.187      ;
; 8.148  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.356      ; 2.186      ;
; 8.150  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.356      ; 2.184      ;
; 8.176  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.077     ; 1.725      ;
; 8.204  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.693      ;
; 8.215  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.081     ; 1.682      ;
; 8.239  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.083     ; 1.656      ;
; 8.353  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.356      ; 1.981      ;
; 8.367  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.083     ; 1.528      ;
; 8.385  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.399      ;
; 8.385  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.399      ;
; 8.385  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.194     ; 1.399      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.695 ; PCXT:guest|data_io:data_io|reg_do~en                                          ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.538     ; 3.349      ;
; 1.011 ; PCXT:guest|user_io:user_io|SPI_MISO~en                                        ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.536     ; 3.035      ;
; 1.969 ; PCXT:guest|user_io:user_io|SPI_MISO~reg0                                      ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.525     ; 2.088      ;
; 2.384 ; PCXT:guest|data_io:data_io|reg_do                                             ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.525     ; 1.673      ;
; 4.307 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|mosi                              ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.885      ; 3.398      ;
; 4.386 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|mosi                              ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.885      ; 3.342      ;
; 4.757 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.869      ; 2.955      ;
; 4.757 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.869      ; 2.955      ;
; 4.757 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.869      ; 2.955      ;
; 4.757 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.869      ; 2.955      ;
; 4.757 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.869      ; 2.955      ;
; 4.761 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.870      ; 2.952      ;
; 4.761 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.870      ; 2.952      ;
; 4.761 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.870      ; 2.952      ;
; 4.761 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.870      ; 2.952      ;
; 4.761 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.870      ; 2.952      ;
; 4.761 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.870      ; 2.952      ;
; 4.767 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.885      ; 2.961      ;
; 4.767 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.885      ; 2.961      ;
; 4.767 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.885      ; 2.961      ;
; 4.825 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.869      ; 2.864      ;
; 4.825 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.869      ; 2.864      ;
; 4.825 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.869      ; 2.864      ;
; 4.825 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.869      ; 2.864      ;
; 4.825 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.869      ; 2.864      ;
; 4.830 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.885      ; 2.875      ;
; 4.830 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.885      ; 2.875      ;
; 4.830 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.885      ; 2.875      ;
; 4.847 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.870      ; 2.843      ;
; 4.847 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.870      ; 2.843      ;
; 4.847 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.870      ; 2.843      ;
; 4.847 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.870      ; 2.843      ;
; 4.847 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.870      ; 2.843      ;
; 4.847 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.870      ; 2.843      ;
; 6.870 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sck                               ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.885      ; 0.858      ;
; 6.887 ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sck                               ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.885      ; 0.818      ;
; 7.596 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 12.330     ;
; 7.611 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 12.293     ;
; 7.773 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 12.153     ;
; 7.788 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 12.116     ;
; 7.997 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 11.929     ;
; 8.010 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 11.893     ;
; 8.012 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 11.892     ;
; 8.017 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 11.909     ;
; 8.032 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 11.872     ;
; 8.187 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 11.716     ;
; 8.211 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 11.710     ;
; 8.388 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 11.533     ;
; 8.403 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 11.523     ;
; 8.411 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 11.492     ;
; 8.427 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 11.499     ;
; 8.431 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 11.472     ;
; 8.612 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 11.309     ;
; 8.632 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 11.289     ;
; 8.647 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 11.279     ;
; 8.647 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 11.280     ;
; 8.671 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 11.256     ;
; 8.713 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 11.212     ;
; 8.768 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 11.146     ;
; 8.785 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 11.136     ;
; 8.807 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 11.116     ;
; 8.828 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 11.098     ;
; 8.831 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 11.092     ;
; 8.890 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 11.035     ;
; 8.891 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 11.036     ;
; 8.945 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 10.969     ;
; 8.962 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 10.959     ;
; 8.979 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 10.935     ;
; 8.993 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 10.922     ;
; 9.003 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 10.921     ;
; 9.015 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 10.900     ;
; 9.015 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 10.881     ;
; 9.027 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 10.897     ;
; 9.039 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 10.857     ;
; 9.051 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 10.872     ;
; 9.072 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 10.855     ;
; 9.100 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 10.843     ;
; 9.114 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 10.811     ;
; 9.115 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 10.806     ;
; 9.134 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 10.791     ;
; 9.149 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[9]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 10.773     ;
; 9.156 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 10.758     ;
; 9.164 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d2[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 10.753     ;
; 9.169 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 10.745     ;
; 9.173 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[9]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 10.749     ;
; 9.179 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d2[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 10.716     ;
; 9.186 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 10.735     ;
; 9.189 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 10.725     ;
; 9.206 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 10.715     ;
; 9.232 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 10.691     ;
; 9.237 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 10.678     ;
; 9.243 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[1]                 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 10.668     ;
; 9.247 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 10.677     ;
; 9.259 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 10.637     ;
; 9.322 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 10.603     ;
; 9.337 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 10.566     ;
; 9.380 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 10.534     ;
; 9.393 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[9]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 10.529     ;
; 9.400 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 10.514     ;
; 9.407 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[18] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 10.519     ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.153 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.649      ;
; 1.153 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.649      ;
; 1.158 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.644      ;
; 1.158 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.644      ;
; 1.158 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.644      ;
; 1.158 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.644      ;
; 1.188 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.614      ;
; 1.188 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.614      ;
; 1.222 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 8.066      ;
; 1.222 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 8.066      ;
; 1.222 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 8.066      ;
; 1.222 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 8.066      ;
; 1.259 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.543      ;
; 1.259 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.543      ;
; 1.259 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.543      ;
; 1.259 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 8.543      ;
; 1.299 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.989      ;
; 1.299 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.989      ;
; 1.299 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.989      ;
; 1.299 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.989      ;
; 1.318 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.970      ;
; 1.318 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.970      ;
; 1.352 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.936      ;
; 1.352 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.936      ;
; 1.375 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.913      ;
; 1.375 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.913      ;
; 1.375 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.913      ;
; 1.375 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.913      ;
; 1.405 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.883      ;
; 1.405 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.883      ;
; 1.440 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.848      ;
; 1.440 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.848      ;
; 1.452 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.836      ;
; 1.452 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.836      ;
; 1.452 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.836      ;
; 1.452 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 7.836      ;
; 1.614 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 8.194      ;
; 1.614 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 8.194      ;
; 1.614 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 8.194      ;
; 1.614 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 8.194      ;
; 1.735 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.559      ;
; 1.735 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.559      ;
; 1.735 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.559      ;
; 1.735 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.559      ;
; 1.736 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[7]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.069      ;
; 1.736 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[8]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.069      ;
; 1.736 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[9]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.069      ;
; 1.736 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[5]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.069      ;
; 1.736 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[4]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.069      ;
; 1.736 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[6]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.069      ;
; 1.760 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|S2_S0_OUT[2]                                                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|always1~0_OTERM362                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 8.062      ;
; 1.772 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[2]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 8.036      ;
; 1.772 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 8.036      ;
; 1.772 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 8.036      ;
; 1.784 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[0]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.021      ;
; 1.784 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[1]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.021      ;
; 1.784 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[2]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.021      ;
; 1.784 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[3]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 8.021      ;
; 1.819 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[8]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.986      ;
; 1.819 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[6]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.986      ;
; 1.819 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[5]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.986      ;
; 1.819 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[4]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.986      ;
; 1.819 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[7]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.986      ;
; 1.819 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[9]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.986      ;
; 1.825 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.469      ;
; 1.825 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.469      ;
; 1.825 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.469      ;
; 1.825 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.469      ;
; 1.858 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[0]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.947      ;
; 1.858 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[3]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.947      ;
; 1.858 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[2]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.947      ;
; 1.858 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[1]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 7.947      ;
; 1.890 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[6]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.912      ;
; 1.890 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[5]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.912      ;
; 1.890 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[4]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.912      ;
; 1.890 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[9]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.912      ;
; 1.890 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[7]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.912      ;
; 1.890 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[8]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.912      ;
; 1.891 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|S2_S0_OUT[0]                                                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|always1~0_OTERM362                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.931      ;
; 1.941 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[0]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.861      ;
; 1.941 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[3]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.861      ;
; 1.941 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[2]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.861      ;
; 1.941 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[1]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.861      ;
; 2.238 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.564      ;
; 2.255 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[1]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 7.547      ;
; 2.290 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[2]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.004      ;
; 2.290 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.004      ;
; 2.290 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.707     ; 7.004      ;
; 2.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.953      ;
; 2.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.953      ;
; 2.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.953      ;
; 2.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.953      ;
; 2.367 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|counter_out ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.080     ; 17.553     ;
; 2.377 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_month[4]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.448      ;
; 2.409 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 7.399      ;
; 2.413 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[1]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 7.395      ;
; 2.436 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.852      ;
; 2.436 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.852      ;
; 2.442 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[6]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.846      ;
; 2.442 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[8]                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.713     ; 6.846      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                    ; Launch Clock                                                                                                     ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.943  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[20] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.191      ; 1.663      ;
; 1.967  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[15] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.176      ; 1.624      ;
; 1.985  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.189      ; 1.619      ;
; 2.017  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[14] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.191      ; 1.589      ;
; 2.102  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[19] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.176      ; 1.489      ;
; 2.144  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[17] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.176      ; 1.447      ;
; 2.145  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[26] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.191      ; 1.461      ;
; 2.170  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.191      ; 1.436      ;
; 2.175  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[23] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.176      ; 1.416      ;
; 2.181  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.186      ; 1.420      ;
; 2.182  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[25] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.176      ; 1.409      ;
; 2.188  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[22] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.191      ; 1.418      ;
; 2.192  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[18] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.191      ; 1.414      ;
; 2.198  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[21] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.176      ; 1.393      ;
; 2.222  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[16] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.191      ; 1.384      ;
; 2.338  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.186      ; 1.263      ;
; 2.517  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.187      ; 1.085      ;
; 2.523  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.187      ; 1.079      ;
; 2.534  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.188      ; 1.069      ;
; 2.535  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.188      ; 1.068      ;
; 2.538  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[27] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.176      ; 1.053      ;
; 2.538  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.188      ; 1.065      ;
; 2.550  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.187      ; 1.052      ;
; 2.553  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.187      ; 1.049      ;
; 2.568  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[24] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.188      ; 1.035      ;
; 2.568  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.188      ; 1.035      ;
; 2.568  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.188      ; 1.035      ;
; 2.722  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.188      ; 0.881      ;
; 5.506  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a2~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.618     ; 8.327      ;
; 5.600  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 8.222      ;
; 5.753  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a4~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 8.069      ;
; 5.891  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a22~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.638     ; 7.922      ;
; 6.072  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.628     ; 7.751      ;
; 6.122  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.624     ; 7.705      ;
; 6.129  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a0~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 7.693      ;
; 6.228  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a28~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.625     ; 7.598      ;
; 6.244  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.637     ; 7.570      ;
; 6.278  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.638     ; 7.535      ;
; 6.291  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a1~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.630     ; 7.530      ;
; 6.323  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a2~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.618     ; 7.510      ;
; 6.357  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a4~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 7.465      ;
; 6.417  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 7.405      ;
; 6.497  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a22~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.638     ; 7.316      ;
; 6.498  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a8~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.622     ; 7.331      ;
; 6.566  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a7~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.636     ; 7.249      ;
; 6.638  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a9~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.627     ; 7.186      ;
; 6.648  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a31~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.633     ; 7.170      ;
; 6.672  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.627     ; 7.152      ;
; 6.778  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a23~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.634     ; 7.039      ;
; 6.785  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a26~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.615     ; 7.051      ;
; 6.832  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a28~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.625     ; 6.994      ;
; 6.849  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a13~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.626     ; 6.976      ;
; 6.884  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.638     ; 6.929      ;
; 6.892  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.628     ; 6.931      ;
; 6.898  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a19~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.627     ; 6.926      ;
; 6.927  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.621     ; 6.903      ;
; 6.939  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.624     ; 6.888      ;
; 6.949  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a0~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 6.873      ;
; 6.960  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a20~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.619     ; 6.872      ;
; 7.072  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a12~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.611     ; 6.768      ;
; 7.137  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a25~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 6.685      ;
; 7.147  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a30~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.637     ; 6.667      ;
; 7.196  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a11~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.616     ; 6.639      ;
; 7.318  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a8~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.622     ; 6.511      ;
; 7.395  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.620     ; 6.436      ;
; 7.412  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.647     ; 6.392      ;
; 7.433  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a27~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.627     ; 6.391      ;
; 7.448  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a1~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.640     ; 6.363      ;
; 7.491  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a29~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.625     ; 6.335      ;
; 7.492  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.627     ; 6.332      ;
; 7.564  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a20~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.619     ; 6.268      ;
; 7.602  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a26~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.615     ; 6.234      ;
; 7.676  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a12~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.611     ; 6.164      ;
; 7.734  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a7~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.646     ; 6.071      ;
; 7.753  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a30~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.637     ; 6.061      ;
; 7.783  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a14~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.627     ; 6.041      ;
; 7.795  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a9~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.637     ; 6.019      ;
; 7.816  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a31~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.643     ; 5.992      ;
; 7.946  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a23~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.644     ; 5.861      ;
; 7.971  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a21~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.624     ; 5.856      ;
; 8.047  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a13~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.636     ; 5.768      ;
; 8.059  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a17~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.619     ; 5.773      ;
; 8.088  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a19~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.637     ; 5.726      ;
; 8.125  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.631     ; 5.695      ;
; 8.294  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a25~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.639     ; 5.518      ;
; 8.386  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a11~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.626     ; 5.439      ;
; 8.389  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a14~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.627     ; 5.435      ;
; 8.585  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.630     ; 5.236      ;
; 8.623  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a27~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.637     ; 5.191      ;
; 8.689  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a29~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.635     ; 5.127      ;
; 8.825  ; PCXT:guest|screen_mode_video_ff[1]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_b_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.196      ; 8.869      ;
; 8.842  ; PCXT:guest|screen_mode_video_ff[1]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_a_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.196      ; 8.852      ;
; 8.899  ; PCXT:guest|screen_mode_video_ff[0]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_b_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.196      ; 8.795      ;
; 8.916  ; PCXT:guest|screen_mode_video_ff[0]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_a_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.196      ; 8.778      ;
; 9.169  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a21~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.634     ; 4.648      ;
; 9.202  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a17~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.629     ; 4.620      ;
; 9.900  ; PCXT:guest|video_monochrome_converter:video_mono|mono[4]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.298     ; 7.253      ;
; 9.909  ; PCXT:guest|video_monochrome_converter:video_mono|mono[5]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.298     ; 7.244      ;
; 10.069 ; PCXT:guest|video_monochrome_converter:video_mono|g1[3]                                                                                                                                                       ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.316     ; 7.066      ;
; 10.194 ; PCXT:guest|video_monochrome_converter:video_mono|mono[5]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[2]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.298     ; 6.959      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spiclk'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.133 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[0]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.913      ; 6.365      ;
; 2.178 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_in[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.909      ; 6.316      ;
; 2.235 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[0]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 6.231      ;
; 2.242 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|rclk2                                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.894      ; 6.237      ;
; 2.405 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[6]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.895      ; 6.075      ;
; 2.414 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[6]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 6.052      ;
; 2.427 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[5]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 6.039      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[5]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[3]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[1]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[2]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[4]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[0]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[6]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.509 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[7]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.898      ; 5.974      ;
; 2.511 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[4]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.986      ;
; 2.511 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[6]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.986      ;
; 2.511 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[5]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.986      ;
; 2.511 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.986      ;
; 2.511 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.986      ;
; 2.511 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.986      ;
; 2.511 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[0]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.986      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[20]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[17]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[16]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[21]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[23]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[22]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[18]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.514 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[19]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.901      ; 5.972      ;
; 2.529 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[3]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 5.937      ;
; 2.529 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[4]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 5.937      ;
; 2.531 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[1]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 5.935      ;
; 2.536 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[2]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 5.930      ;
; 2.562 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_stat                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 5.920      ;
; 2.584 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|data_ide[0]                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 5.882      ;
; 2.598 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[7]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 5.868      ;
; 2.603 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[31]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 5.879      ;
; 2.603 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[30]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 5.879      ;
; 2.603 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[27]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 5.879      ;
; 2.603 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[26]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 5.879      ;
; 2.621 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_regs_wr                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.896      ; 5.860      ;
; 2.685 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 2.328      ; 6.275      ;
; 2.685 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 2.334      ; 6.281      ;
; 2.685 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_we_reg       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 2.328      ; 6.275      ;
; 2.735 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[3]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.773      ;
; 2.736 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_receiver_strobe_r                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.925      ; 5.774      ;
; 2.736 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[7]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.925      ; 5.774      ;
; 2.736 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[5]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.925      ; 5.774      ;
; 2.736 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.925      ; 5.774      ;
; 2.780 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_regs_rd                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.896      ; 5.701      ;
; 2.875 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[3]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.622      ;
; 2.875 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[6]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.622      ;
; 2.875 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[5]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.622      ;
; 2.875 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[4]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.622      ;
; 2.875 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[2]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.622      ;
; 2.875 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[1]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.622      ;
; 2.907 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[24]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.595      ;
; 2.907 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[25]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.595      ;
; 2.907 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[29]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.595      ;
; 2.907 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[28]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.595      ;
; 2.954 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|ioctl_index[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.876      ; 5.507      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[10]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[9]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[8]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[15]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[14]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[11]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[13]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.963 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[12]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 5.539      ;
; 2.970 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.913      ; 5.528      ;
; 3.070 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|downloading_reg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.895      ; 5.410      ;
; 3.097 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|ioctl_filesize[0]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.387      ;
; 3.119 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[6]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.358      ;
; 3.119 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[7]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.358      ;
; 3.119 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[4]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.358      ;
; 3.119 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[1]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.358      ;
; 3.119 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.358      ;
; 3.128 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_rd                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.896      ; 5.353      ;
; 3.161 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|addr_reset                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.895      ; 5.319      ;
; 3.186 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|cmd[0]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.878      ; 5.277      ;
; 3.191 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[2]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.317      ;
; 3.191 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[1]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.317      ;
; 3.191 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[0]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.317      ;
; 3.201 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|data_ide[5]                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 5.281      ;
; 3.224 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|uploading_reg                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.907      ; 5.268      ;
; 3.229 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[5]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.911      ; 5.267      ;
; 3.229 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[3]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.911      ; 5.267      ;
; 3.229 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[4]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.911      ; 5.267      ;
; 3.229 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[7]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.911      ; 5.267      ;
; 3.229 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[6]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.911      ; 5.267      ;
; 3.255 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|int_hdd0_ena[0]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.881      ; 5.211      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[1]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[4]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[7]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[3]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[6]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[5]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[0]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
; 3.295 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[4]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.202      ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 7.537 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.834      ;
; 7.803 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.568      ;
; 7.819 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.552      ;
; 7.946 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 9.426      ;
; 7.946 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 9.426      ;
; 7.996 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.375      ;
; 8.010 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.361      ;
; 8.025 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.346      ;
; 8.096 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.275      ;
; 8.149 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.222      ;
; 8.162 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 9.555      ;
; 8.285 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.086      ;
; 8.296 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 9.076      ;
; 8.302 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 9.069      ;
; 8.416 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.955      ;
; 8.428 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 9.289      ;
; 8.444 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 9.273      ;
; 8.459 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.912      ;
; 8.560 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.811      ;
; 8.571 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.220      ; 9.147      ;
; 8.571 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.220      ; 9.147      ;
; 8.592 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.779      ;
; 8.598 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.773      ;
; 8.609 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 9.108      ;
; 8.621 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 9.096      ;
; 8.635 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 9.082      ;
; 8.650 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 9.067      ;
; 8.704 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]   ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.667      ;
; 8.721 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.996      ;
; 8.725 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.646      ;
; 8.774 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.943      ;
; 8.875 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.842      ;
; 8.891 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.826      ;
; 8.910 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.807      ;
; 8.921 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.220      ; 8.797      ;
; 8.927 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.790      ;
; 9.018 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.220      ; 8.700      ;
; 9.018 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.220      ; 8.700      ;
; 9.041 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.676      ;
; 9.068 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.649      ;
; 9.074 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.297      ;
; 9.082 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.635      ;
; 9.084 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.633      ;
; 9.096 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[0]    ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.098     ; 8.257      ;
; 9.097 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.620      ;
; 9.168 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.549      ;
; 9.185 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.532      ;
; 9.206 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[10] ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.165      ;
; 9.212 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.159      ;
; 9.217 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.500      ;
; 9.220 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.151      ;
; 9.221 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.496      ;
; 9.223 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.494      ;
; 9.329 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.388      ;
; 9.337 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.034      ;
; 9.350 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.367      ;
; 9.356 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 8.015      ;
; 9.357 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.360      ;
; 9.368 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.220      ; 8.350      ;
; 9.374 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.343      ;
; 9.401 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[1]    ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.098     ; 7.952      ;
; 9.410 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.961      ;
; 9.439 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[2]    ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.098     ; 7.914      ;
; 9.478 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.893      ;
; 9.483 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.889      ;
; 9.483 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[8]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.888      ;
; 9.483 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[7]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.888      ;
; 9.488 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.229      ;
; 9.494 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.877      ;
; 9.502 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.869      ;
; 9.526 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.846      ;
; 9.531 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.186      ;
; 9.547 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.824      ;
; 9.556 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.815      ;
; 9.562 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.809      ;
; 9.603 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.768      ;
; 9.619 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.752      ;
; 9.621 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.751      ;
; 9.621 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.751      ;
; 9.629 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.743      ;
; 9.631 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[10]  ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.740      ;
; 9.632 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.085      ;
; 9.653 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.718      ;
; 9.657 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.714      ;
; 9.664 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]  ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.053      ;
; 9.670 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 8.047      ;
; 9.671 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.700      ;
; 9.672 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.700      ;
; 9.685 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.686      ;
; 9.693 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.678      ;
; 9.700 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.671      ;
; 9.708 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.663      ;
; 9.746 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.626      ;
; 9.746 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.079     ; 7.626      ;
; 9.749 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[8]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.622      ;
; 9.749 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[7]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.622      ;
; 9.765 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[8]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.606      ;
; 9.765 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]  ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[7]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.606      ;
; 9.771 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]   ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.080     ; 7.600      ;
; 9.776 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]   ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.219      ; 7.941      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdramclk'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 11.215 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 7.335      ;
; 11.235 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 7.315      ;
; 11.288 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 7.262      ;
; 11.308 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 7.242      ;
; 11.607 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 6.943      ;
; 11.627 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 6.923      ;
; 11.725 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[2]   ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 6.824      ;
; 12.166 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[1]   ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 6.383      ;
; 12.182 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[5]   ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 6.367      ;
; 12.216 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 6.334      ;
; 12.216 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 6.334      ;
; 12.273 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[0]   ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 6.276      ;
; 12.420 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[4]   ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 6.129      ;
; 12.496 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 6.054      ;
; 12.504 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 6.046      ;
; 12.514 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 6.036      ;
; 12.613 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.937      ;
; 12.613 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.937      ;
; 12.623 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.927      ;
; 12.623 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.927      ;
; 12.658 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.892      ;
; 12.658 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.892      ;
; 12.688 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[6]   ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 5.861      ;
; 12.726 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.824      ;
; 12.726 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.824      ;
; 12.738 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.812      ;
; 12.744 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.806      ;
; 12.886 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[3]   ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 5.663      ;
; 12.934 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[7]   ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.514      ; 5.615      ;
; 12.936 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.515      ; 5.614      ;
; 12.990 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[9]  ; DRAM_ADDR[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.528      ; 5.573      ;
; 13.078 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[11] ; DRAM_ADDR[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.528      ; 5.485      ;
; 13.081 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cas         ; DRAM_CAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.518      ; 5.472      ;
; 13.172 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[3]  ; DRAM_ADDR[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.536      ; 5.399      ;
; 13.304 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[5]  ; DRAM_ADDR[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.536      ; 5.267      ;
; 13.348 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[6]  ; DRAM_ADDR[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.528      ; 5.215      ;
; 13.363 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_we          ; DRAM_WE_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.518      ; 5.190      ;
; 13.370 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[8]  ; DRAM_ADDR[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.528      ; 5.193      ;
; 13.429 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[1]       ; DRAM_BA[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.528      ; 5.134      ;
; 13.434 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[2]  ; DRAM_ADDR[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.536      ; 5.137      ;
; 13.490 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[0]  ; DRAM_ADDR[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.536      ; 5.081      ;
; 13.498 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[0]       ; DRAM_BA[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.528      ; 5.065      ;
; 13.557 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[4]  ; DRAM_ADDR[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.536      ; 5.014      ;
; 13.658 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cs          ; DRAM_CS_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.518      ; 4.895      ;
; 13.668 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ras         ; DRAM_RAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.518      ; 4.885      ;
; 13.712 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[1]  ; DRAM_ADDR[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.536      ; 4.859      ;
; 13.775 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[10] ; DRAM_ADDR[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.513      ; 4.773      ;
; 14.083 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[7]  ; DRAM_ADDR[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.536      ; 4.488      ;
; 14.550 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke         ; DRAM_CKE      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.532      ; 4.017      ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 28.006 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.674     ; 2.687      ;
; 28.691 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.705     ; 1.971      ;
; 28.694 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.703     ; 1.970      ;
; 28.743 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.658     ; 1.966      ;
; 28.812 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.703     ; 1.852      ;
; 28.900 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.703     ; 1.764      ;
; 28.912 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.655     ; 1.800      ;
; 28.931 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.704     ; 1.732      ;
; 28.939 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.658     ; 1.770      ;
; 28.944 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.706     ; 1.717      ;
; 29.060 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.659     ; 1.648      ;
; 29.172 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.704     ; 1.491      ;
; 29.183 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.704     ; 1.480      ;
; 29.200 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.706     ; 1.461      ;
; 29.205 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.705     ; 1.457      ;
; 29.205 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.706     ; 1.456      ;
; 29.214 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.704     ; 1.449      ;
; 29.219 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.705     ; 1.443      ;
; 29.223 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.706     ; 1.438      ;
; 29.396 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 1.314      ;
; 29.443 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 1.267      ;
; 29.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 1.266      ;
; 29.592 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 1.118      ;
; 29.592 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 1.118      ;
; 29.592 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 1.118      ;
; 29.593 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 1.117      ;
; 29.800 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 0.910      ;
; 29.802 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.657     ; 0.908      ;
; 31.652 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.131     ; 3.138      ;
; 33.071 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.131     ; 1.719      ;
; 33.072 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.131     ; 1.718      ;
; 33.115 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.131     ; 1.675      ;
; 33.210 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.132     ; 1.579      ;
; 33.323 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.130     ; 1.468      ;
; 33.333 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.129     ; 1.459      ;
; 33.334 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.129     ; 1.458      ;
; 33.351 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.131     ; 1.439      ;
; 33.365 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.130     ; 1.426      ;
; 33.378 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.129     ; 1.414      ;
; 33.910 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.127     ; 0.884      ;
; 33.910 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.127     ; 0.884      ;
; 33.910 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.127     ; 0.884      ;
; 68.903 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 69.840       ; -0.080     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 59.799 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.247      ; 8.273      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.813 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.889      ;
; 59.875 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.245      ; 8.195      ;
; 59.903 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.799      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.914 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.786      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.942 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.760      ;
; 59.957 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.247      ; 8.115      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.996 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.706      ;
; 59.999 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.247      ; 8.073      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.689      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.021 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.681      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.023 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.679      ;
; 60.038 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.247      ; 8.034      ;
; 60.073 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.247      ; 7.999      ;
; 60.077 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.247      ; 7.995      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.124 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.578      ;
; 60.146 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.556      ;
; 60.152 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.247      ; 7.920      ;
; 60.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.077     ; 7.514      ;
; 60.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.077     ; 7.514      ;
; 60.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.077     ; 7.514      ;
; 60.208 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.245      ; 7.862      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.457      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.247 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.078     ; 7.453      ;
; 60.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.448      ;
; 60.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.448      ;
; 60.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.448      ;
; 60.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.448      ;
; 60.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.448      ;
; 60.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.076     ; 7.448      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.124 ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; -0.023       ; 1.310      ; 0.746      ;
; -1.083 ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; -0.046       ; 1.310      ; 0.764      ;
; 0.453  ; substitute_mcu:controller|from_mem[4]                                                                                             ; substitute_mcu:controller|from_mem[4]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; substitute_mcu:controller|from_mem[7]                                                                                             ; substitute_mcu:controller|from_mem[7]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; substitute_mcu:controller|reset_n                                                                                                 ; substitute_mcu:controller|reset_n                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; substitute_mcu:controller|from_mem[3]                                                                                             ; substitute_mcu:controller|from_mem[3]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                       ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                     ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[0]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[0]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|from_mem[6]                                                                                             ; substitute_mcu:controller|from_mem[6]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                        ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[25]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[25]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                     ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100                                                             ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|sendTriggerLoc                                                                    ; substitute_mcu:controller|io_ps2_com:mykeyboard|sendTriggerLoc                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                        ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[31]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[31]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow                                                     ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[20]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[20]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[1]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[1]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|millisecond_counter[0]                                                                                  ; substitute_mcu:controller|millisecond_counter[0]                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[11]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[11]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[3]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[3]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[2]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[2]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[1]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[1]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[22]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[22]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                                 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[2]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[2]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[3]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[3]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[0]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[0]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|spi_active                                                                                              ; substitute_mcu:controller|spi_active                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|kbdrecvreg                                                                                              ; substitute_mcu:controller|kbdrecvreg                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|int_enabled                                                                                             ; substitute_mcu:controller|int_enabled                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[10]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[10]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|io_ps2_com:mymouse|sendTriggerLoc                                                                       ; substitute_mcu:controller|io_ps2_com:mymouse|sendTriggerLoc                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|spi_write                                                                                               ; substitute_mcu:controller|spi_write                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|intercept                                                                                               ; substitute_mcu:controller|intercept                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[18]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[18]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|spi_setcs                                                                                               ; substitute_mcu:controller|spi_setcs                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                            ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                            ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|carry                      ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|carry                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[23]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[23]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[24]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[24]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[28]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[28]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[27]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[27]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[29]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[29]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[30]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[30]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[15]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[15]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[14]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[14]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[16]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[16]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[8]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[8]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[12]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[12]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|spi_ack_r                                                                                               ; substitute_mcu:controller|spi_ack_r                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|spi_controller:spi|spi_req_r                                                                            ; substitute_mcu:controller|spi_controller:spi|spi_req_r                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[17]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[17]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|signbit                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|signbit                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                 ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|from_mem[1]                                                                                             ; substitute_mcu:controller|from_mem[1]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[9]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[9]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[26]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[26]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[13]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[13]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitAck                                                             ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitAck                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|from_mem[0]                                                                                             ; substitute_mcu:controller|from_mem[0]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[21]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[21]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|from_mem[2]                                                                                             ; substitute_mcu:controller|from_mem[2]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|spi_ss3                                                                                                 ; substitute_mcu:controller|spi_ss3                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD      ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[3]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[3]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[3]        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[3]        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                           ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|from_mem[5]                                                                                             ; substitute_mcu:controller|from_mem[5]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[2]        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[2]        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                           ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[1] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[7]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[7]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[4]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[4]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|interrupt_controller:intcontroller|int                                                                  ; substitute_mcu:controller|interrupt_controller:intcontroller|int                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|interrupt_controller:intcontroller|pending[1]                                                           ; substitute_mcu:controller|interrupt_controller:intcontroller|pending[1]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|interrupt_controller:intcontroller|status[1]                                                            ; substitute_mcu:controller|interrupt_controller:intcontroller|status[1]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|spi_cs_int                                                                                              ; substitute_mcu:controller|spi_cs_int                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|spi_srtc_int                                                                                            ; substitute_mcu:controller|spi_srtc_int                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|spi_ss2                                                                                                 ; substitute_mcu:controller|spi_ss2                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; substitute_mcu:controller|spi_ss4                                                                                                 ; substitute_mcu:controller|spi_ss4                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spiclk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.421 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.172      ;
; 0.422 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.173      ;
; 0.423 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.174      ;
; 0.423 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.174      ;
; 0.431 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.501      ; 1.186      ;
; 0.435 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.186      ;
; 0.438 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.189      ;
; 0.448 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.199      ;
; 0.455 ; PCXT:guest|user_io:user_io|serial_out_rptr[0]             ; PCXT:guest|user_io:user_io|serial_out_rptr[0]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|data_ide[5]                    ; PCXT:guest|data_io:data_io|data_ide[5]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; PCXT:guest|data_io:data_io|bytecnt[0]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[1]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; PCXT:guest|user_io:user_io|bit_cnt[2]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|user_io:user_io|cmd[7]                         ; PCXT:guest|user_io:user_io|cmd[7]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; PCXT:guest|user_io:user_io|bit_cnt[1]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|data_ide[7]                    ; PCXT:guest|data_io:data_io|data_ide[7]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|user_io:user_io|cmd[3]                         ; PCXT:guest|user_io:user_io|cmd[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|user_io:user_io|cmd[5]                         ; PCXT:guest|user_io:user_io|cmd[5]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|cnt[3]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|user_io:user_io|cmd[1]                         ; PCXT:guest|user_io:user_io|cmd[1]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|data_io:data_io|cnt[2]                         ; PCXT:guest|data_io:data_io|cnt[2]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|user_io:user_io|cmd[2]                         ; PCXT:guest|user_io:user_io|cmd[2]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; PCXT:guest|data_io:data_io|data_ide[1]                    ; PCXT:guest|data_io:data_io|data_ide[1]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; PCXT:guest|data_io:data_io|data_ide[3]                    ; PCXT:guest|data_io:data_io|data_ide[3]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; PCXT:guest|data_io:data_io|data_ide[2]                    ; PCXT:guest|data_io:data_io|data_ide[2]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; PCXT:guest|data_io:data_io|data_ide[4]                    ; PCXT:guest|data_io:data_io|data_ide[4]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; PCXT:guest|data_io:data_io|data_ide[0]                    ; PCXT:guest|data_io:data_io|data_ide[0]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; PCXT:guest|data_io:data_io|data_ide[6]                    ; PCXT:guest|data_io:data_io|data_ide[6]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 0.746      ;
; 0.462 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.213      ;
; 0.468 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; PCXT:guest|user_io:user_io|bit_cnt[0]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; PCXT:guest|data_io:data_io|cnt[0]                         ; PCXT:guest|data_io:data_io|cnt[0]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.758      ;
; 0.474 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[0]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.501      ; 1.229      ;
; 0.475 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.226      ;
; 0.475 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.226      ;
; 0.475 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.501      ; 1.230      ;
; 0.492 ; PCXT:guest|user_io:user_io|serial_out_rptr[5]             ; PCXT:guest|user_io:user_io|serial_out_rptr[5]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 0.783      ;
; 0.501 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.252      ;
; 0.504 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.255      ;
; 0.510 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.800      ;
; 0.521 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[2]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.811      ;
; 0.529 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[5]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[6]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[4]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.819      ;
; 0.530 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.820      ;
; 0.535 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; PCXT:guest|user_io:user_io|bit_cnt[1]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.825      ;
; 0.538 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 0.828      ;
; 0.727 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.017      ;
; 0.727 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[0]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.017      ;
; 0.734 ; PCXT:guest|user_io:user_io|sbuf[1]                        ; PCXT:guest|user_io:user_io|sbuf[2]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.024      ;
; 0.734 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.024      ;
; 0.735 ; PCXT:guest|user_io:user_io|sbuf[3]                        ; PCXT:guest|user_io:user_io|sbuf[4]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.025      ;
; 0.735 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.025      ;
; 0.735 ; PCXT:guest|user_io:user_io|sbuf[3]                        ; PCXT:guest|user_io:user_io|spi_byte_in[4]                                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.025      ;
; 0.736 ; PCXT:guest|data_io:data_io|sbuf[4]                        ; PCXT:guest|data_io:data_io|sbuf[5]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 1.025      ;
; 0.738 ; PCXT:guest|data_io:data_io|sbuf[4]                        ; PCXT:guest|data_io:data_io|ioctl_filesize[21]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 1.027      ;
; 0.742 ; PCXT:guest|user_io:user_io|sbuf[4]                        ; PCXT:guest|user_io:user_io|sbuf[5]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.032      ;
; 0.742 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[5]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.032      ;
; 0.744 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.034      ;
; 0.745 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; PCXT:guest|user_io:user_io|serial_out_rptr[4]             ; PCXT:guest|user_io:user_io|serial_out_rptr[4]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.037      ;
; 0.748 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.500      ;
; 0.749 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; PCXT:guest|user_io:user_io|serial_out_rptr[3]             ; PCXT:guest|user_io:user_io|serial_out_rptr[3]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.042      ;
; 0.764 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; PCXT:guest|user_io:user_io|serial_out_rptr[2]             ; PCXT:guest|user_io:user_io|serial_out_rptr[2]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; PCXT:guest|data_io:data_io|cnt[2]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; PCXT:guest|user_io:user_io|serial_out_rptr[1]             ; PCXT:guest|user_io:user_io|serial_out_rptr[1]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.060      ;
; 0.769 ; PCXT:guest|user_io:user_io|serial_out_rptr[0]             ; PCXT:guest|user_io:user_io|serial_out_rptr[1]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.060      ;
; 0.770 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.521      ;
; 0.771 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.062      ;
; 0.772 ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; PCXT:guest|data_io:data_io|bytecnt[3]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 1.061      ;
; 0.773 ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; PCXT:guest|data_io:data_io|bytecnt[5]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 1.062      ;
; 0.773 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; PCXT:guest|user_io:user_io|byte_cnt[2]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.063      ;
; 0.774 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; PCXT:guest|data_io:data_io|bytecnt[4]                     ; PCXT:guest|data_io:data_io|bytecnt[4]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 1.064      ;
; 0.776 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.527      ;
; 0.776 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; PCXT:guest|user_io:user_io|byte_cnt[3]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.078      ; 1.066      ;
; 0.777 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.497      ; 1.528      ;
; 0.778 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 1.069      ;
; 0.781 ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; PCXT:guest|data_io:data_io|bytecnt[1]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.077      ; 1.070      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.434 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[2]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[2]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[3]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[3]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_add_carry          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_add_carry          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[2]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[3] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[3]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[3]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[1] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[2]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[2]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[1]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[1]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[0]         ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[0]         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_done_int               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_done_int               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[5]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[0]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[0]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[0]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[5]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[5]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|BIU_INTR                   ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|BIU_INTR                   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|intr_enable_delayed   ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|intr_enable_delayed   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_write                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_write                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[5]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[1]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[1]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[1]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[1]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[1]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[5]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[5]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[15]   ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[6]    ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[6]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[6]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[3]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[3]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[12]   ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[11]   ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[2]  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[2]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[2]         ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[2]         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[0]    ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[1]           ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[1]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_tr_latched         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_tr_latched         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_lock_n_int             ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_lock_n_int             ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|LOCK_n                     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|LOCK_n                     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[7]    ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[4]    ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|biu_done_caught       ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|biu_done_caught       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[0]           ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[0]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[2]           ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                  ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[3]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[3]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[2]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[2]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[1]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[1]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsync_allow                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsync_allow                                                                                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|field                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|field                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[7]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[7]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_trig                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_trig                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[5]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[5]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|select         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|select                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blinkdiv      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blinkdiv                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|cursor_line                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|cursor_line                                                                                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[12]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[12]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|dbl_hsync      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|dbl_hsync                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[2]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[2]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[3]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[3]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[1]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[1]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|HSYNC                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|HSYNC                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[8]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[3]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[3]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[2]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hcc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hcc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|in_adj                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|in_adj                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|hcount_fast[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|hcount_fast[0]                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; PCXT:guest|clk_14_318                                                                                           ; PCXT:guest|clk_14_318                                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.509 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.800      ;
; 0.572 ; PCXT:guest|mda_mode_video_ff                                                                                    ; PCXT:guest|video_monochrome_converter:video_mono|b[3]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.364      ; 4.178      ;
; 0.672 ; PCXT:guest|mda_mode_video_ff                                                                                    ; PCXT:guest|video_monochrome_converter:video_mono|r[3]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.364      ; 4.278      ;
; 0.687 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.424      ;
; 0.691 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.428      ;
; 0.696 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.433      ;
; 0.698 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[0]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[1]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.432      ;
; 0.699 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[6]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[6]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[6]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[5]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[5]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[3]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[3]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[4]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[4]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[3]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[3]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[4]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[5]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[6]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[6]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[7]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[8]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[9]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[5]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[13]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[13]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[11]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[11]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_1                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_2                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[7]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[7]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[1]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[1]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[4]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[4]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[2]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[2]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_read_n_1                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_read_n_2                                                                                                   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_2                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|bus_iow_synced_l                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[4]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[5]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[7]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[7]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[10]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[10]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[0]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[0]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.709 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.446      ;
; 0.711 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.445      ;
; 0.722 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.456      ;
; 0.724 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[1]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|addr[1]                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|tandy_newcolor[0]                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|tandy_palette~32                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blink_old[0]                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.463      ;
; 0.726 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[2]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|addr[2]                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[7]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[7]                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.018      ;
; 0.728 ; PCXT:guest|screen_mode_video_ff[1]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[5]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 4.341      ;
; 0.729 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.466      ;
; 0.729 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.463      ;
; 0.732 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[0]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.737 ; PCXT:guest|screen_mode_video_ff[1]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[4]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 4.350      ;
; 0.741 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[9]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[9]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[1]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[1]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[2]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[3]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[2]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[3]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[0]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[0]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.495 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|auto_ce_pix                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.787      ;
; 0.550 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.621      ; 4.455      ;
; 0.554 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.613      ; 4.451      ;
; 0.619 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.639      ; 4.542      ;
; 0.623 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.538      ;
; 0.649 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.630      ; 4.563      ;
; 0.651 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.638      ; 4.573      ;
; 0.653 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.629      ; 4.566      ;
; 0.653 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.622      ; 4.559      ;
; 0.655 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.630      ; 4.569      ;
; 0.657 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.621      ; 4.562      ;
; 0.667 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.628      ; 4.579      ;
; 0.671 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.620      ; 4.575      ;
; 0.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.625      ; 4.583      ;
; 0.678 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.617      ; 4.579      ;
; 0.698 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.705 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.998      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|pixsz[0]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.004      ;
; 0.721 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[6]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.013      ;
; 0.724 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[12]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[12]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.016      ;
; 0.726 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[4]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[4]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[2]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[11]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[11]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.019      ;
; 0.727 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_b[13]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b[13]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.020      ;
; 0.739 ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_last[3]                                           ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_out[2]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[5]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[4]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_last[5]                                           ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_out[4]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[3]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[2]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; PCXT:guest|mist_video:mist_video|cofi:cofi|green_last[3]                                          ; PCXT:guest|mist_video:mist_video|cofi:cofi|green_out[2]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[2]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[1]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                      ; PCXT:guest|mist_video:mist_video|VGA_HS                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[9]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[9]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.747 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[9]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[10]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[9]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[8]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[7]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]                                                                                                                        ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.754 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.621      ; 4.660      ;
; 0.759 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.613      ; 4.656      ;
; 0.760 ; PCXT:guest|mda_mode_video_ff                                                                      ; PCXT:guest|video_monochrome_converter:video_mono|b[3]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.206      ; 4.178      ;
; 0.762 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[5]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[5]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[11]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[11]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[13]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[13]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[6]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[6]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[9]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[9]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[14]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[14]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[8]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[8]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[10]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[10]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[12]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[12]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.787 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[7]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[7]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.621      ; 4.694      ;
; 0.791 ; PCXT:guest|mist_video:mist_video|osd:osd|hs                                                       ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.083      ;
; 0.793 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.613      ; 4.690      ;
; 0.799 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.091      ;
; 0.804 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_out                                      ; PCXT:guest|mist_video:mist_video|VGA_HS                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.096      ;
; 0.809 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_vgaport:vga_cga|c[0]                   ; PCXT:guest|video_monochrome_converter:video_mono|b[2]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.325      ; 4.376      ;
; 0.812 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.105      ;
; 0.818 ; PCXT:guest|mda_mode_video_ff                                                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.493      ; 4.565      ;
; 0.821 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[8]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.114      ;
; 0.823 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[6]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.116      ;
; 0.824 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.639      ; 4.747      ;
; 0.824 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[10]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.117      ;
; 0.828 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.743      ;
; 0.828 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_control_reg[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|address_reg_b[0]                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.301      ; 4.371      ;
; 0.839 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[7]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.132      ;
; 0.839 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[3]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.132      ;
; 0.841 ; PCXT:guest|mda_mode_video_ff                                                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a17~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.492      ; 4.587      ;
; 0.845 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.137      ;
; 0.854 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.630      ; 4.768      ;
; 0.856 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.638      ; 4.778      ;
; 0.858 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.629      ; 4.771      ;
; 0.858 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.622      ; 4.764      ;
; 0.858 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.639      ; 4.781      ;
; 0.858 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[4]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.150      ;
; 0.860 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.630      ; 4.774      ;
; 0.860 ; PCXT:guest|mda_mode_video_ff                                                                      ; PCXT:guest|video_monochrome_converter:video_mono|r[3]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.206      ; 4.278      ;
; 0.860 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[2]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[1]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.152      ;
; 0.862 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.621      ; 4.767      ;
; 0.862 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.777      ;
; 0.867 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_low[6]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.159      ;
; 0.870 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|auto_ce_pix                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.162      ;
; 0.872 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.628      ; 4.784      ;
; 0.876 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.620      ; 4.780      ;
; 0.879 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.625      ; 4.788      ;
; 0.883 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.617      ; 4.784      ;
; 0.886 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|auto_ce_pix                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.178      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; PCXT:guest|bios_access_address[10]                                                                                                                           ; PCXT:guest|bios_access_address[10]                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|bios_access_address[11]                                                                                                                           ; PCXT:guest|bios_access_address[11]                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_dayofmonth[4]                                                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_dayofmonth[4]                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|bios_access_address[5]                                                                                                                            ; PCXT:guest|bios_access_address[5]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|reoutput_high_address                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|reoutput_high_address                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|bios_access_address[9]                                                                                                                            ; PCXT:guest|bios_access_address[9]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|bios_access_address[7]                                                                                                                            ; PCXT:guest|bios_access_address[7]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|clk_uart2_counter[1]                                                                                                                              ; PCXT:guest|clk_uart2_counter[1]                                                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|clk_uart2_counter[0]                                                                                                                              ; PCXT:guest|clk_uart2_counter[0]                                                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|clk_uart2_counter[2]                                                                                                                              ; PCXT:guest|clk_uart2_counter[2]                                                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|reset_sdram_count[0]                                                                                                                              ; PCXT:guest|reset_sdram_count[0]                                                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCXT:guest|bios_access_address[0]                                                                                                                            ; PCXT:guest|bios_access_address[0]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][1]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][1]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[1][0]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[1][0]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|bios_access_address[1]                                                                                                                            ; PCXT:guest|bios_access_address[1]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|bios_access_address[6]                                                                                                                            ; PCXT:guest|bios_access_address[6]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|status[37]                                                                                                                        ; PCXT:guest|user_io:user_io|status[37]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[3]                                                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[3]                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[1]                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[1]                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|status[16]                                                                                                                        ; PCXT:guest|user_io:user_io|status[16]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|clk_div[0]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|clk_div[0]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|status[47]                                                                                                                        ; PCXT:guest|user_io:user_io|status[47]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|rd                                                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|rd                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|Serial_STM[0]                                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|Serial_STM[0]                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[1][2]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[1][2]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[1]                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[1]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|sigma_delta_dac:sigma_delta_dac|int_cnt[3]                                                                                                        ; PCXT:guest|sigma_delta_dac:sigma_delta_dac|int_cnt[3]                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|bios_load_state.00011                                                                                                                             ; PCXT:guest|bios_load_state.00011                                                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|status[17]                                                                                                                        ; PCXT:guest|user_io:user_io|status[17]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[2][3]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[2][3]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|status[15]                                                                                                                        ; PCXT:guest|user_io:user_io|status[15]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|status[43]                                                                                                                        ; PCXT:guest|user_io:user_io|status[43]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|bios_access_address[13]                                                                                                                           ; PCXT:guest|bios_access_address[13]                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[15] ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[15] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|output_highst_address                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|output_highst_address                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|memory_read_n                          ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|memory_read_n                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[12]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[12]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ready                                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ready                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[3]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[3]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dack_sense_active_high                 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dack_sense_active_high                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[6]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[6]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[2]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[2]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|prev_counter_gate                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|prev_counter_gate                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|pause_core                                                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|pause_core                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|ide0_data_bus_in[12]                                                                                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|ide0_data_bus_in[12]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|DRQ0                                                                                                                            ; PCXT:guest|CHIPSET:u_CHIPSET|DRQ0                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|bit_count[1]                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|bit_count[1]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|intr_a_mode2_write_reg                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|intr_a_mode2_write_reg                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|joystick_1[0]                                                                                                                     ; PCXT:guest|user_io:user_io|joystick_1[0]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_state.SEC_SECOND_IN_PROGRESS                                                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_state.SEC_SECOND_IN_PROGRESS                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|ide0_data_bus_in[11]                                                                                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|ide0_data_bus_in[11]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_timeout[0]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_timeout[0]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[5]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[5]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|bios_access_address[3]                                                                                                                            ; PCXT:guest|bios_access_address[3]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|byte_pointer         ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|byte_pointer         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|hold_request_ff_2                                                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|hold_request_ff_2                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|bios_access_address[14]                                                                                                                           ; PCXT:guest|bios_access_address[14]                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|clk_9_54                                                                                                                                          ; PCXT:guest|clk_9_54                                                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|ide:ide|packet_count[4]                                                                                                                           ; PCXT:guest|ide:ide|packet_count[4]                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|bit_count[2]                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|bit_count[2]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[3]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[3]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[0]                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[0]                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[4]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[1]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[0]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[0]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[6]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[6]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|ide:ide|packet_state.PACKET_IDLE                                                                                                                  ; PCXT:guest|ide:ide|packet_state.PACKET_IDLE                                                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U14|iQ                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U14|iQ                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[2]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[2]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[1]                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[1]                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[0]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[0]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[1]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[1]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U4|iQ                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U4|iQ                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[3]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[3]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[4]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[4]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|ide:ide|packet_count[12]                                                                                                                          ; PCXT:guest|ide:ide|packet_count[12]                                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|ide:ide|dev[0]                                                                                                                                    ; PCXT:guest|ide:ide|dev[0]                                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|ide:ide|packet_state.PACKET_PROCESSCMD                                                                                                            ; PCXT:guest|ide:ide|packet_state.PACKET_PROCESSCMD                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U16|iQ                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U16|iQ                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|ide:ide|packet_state.PACKET_WAITCMD                                                                                                               ; PCXT:guest|ide:ide|packet_state.PACKET_WAITCMD                                                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|auto_rotate_mode                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|auto_rotate_mode                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|bios_load_state.00010                                                                                                                             ; PCXT:guest|bios_load_state.00010                                                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U35a|jkR                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U35a|jkR                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|status[0]                                                                                                                         ; PCXT:guest|user_io:user_io|status[0]                                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Priority_Encoder:u_Priority_Encoder|mask_register[2]                           ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Priority_Encoder:u_Priority_Encoder|mask_register[2]                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|terminal_count                         ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|terminal_count                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|hold_request                           ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|hold_request                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|user_io:user_io|rtc[0]                                                                                                                            ; PCXT:guest|user_io:user_io|rtc[0]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[0]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[0]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[3]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[3]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2d|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2d|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[3]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[3]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4|parity   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_parity                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_parity                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2c|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2c|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[2]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[2]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[4]                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[4]                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.idle                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.idle                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_start_bit              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_start_bit                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.474      ; 1.184      ;
; 0.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.746      ;
; 0.466 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.474      ; 1.194      ;
; 0.468 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.471      ; 1.193      ;
; 0.479 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Break_ITR                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.478      ; 1.211      ;
; 0.508 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Frame_ER                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.478      ; 1.240      ;
; 0.520 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.810      ;
; 0.520 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.471      ; 1.245      ;
; 0.545 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.idle                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.836      ;
; 0.635 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[3]                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.926      ;
; 0.665 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.956      ;
; 0.669 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.960      ;
; 0.669 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.960      ;
; 0.671 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.962      ;
; 0.671 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.962      ;
; 0.695 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_parity                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.986      ;
; 0.699 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.990      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.990      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|sTX                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.990      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.991      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.993      ;
; 0.734 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|D_RDY                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.025      ;
; 0.738 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.idle                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.028      ;
; 0.748 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[8]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[8]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[2]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[2]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[6]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[6]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[3]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[3]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[4]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[4]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.040      ;
; 0.751 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[1]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[1]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.042      ;
; 0.752 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[7]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[7]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.043      ;
; 0.754 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.045      ;
; 0.757 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.048      ;
; 0.757 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.048      ;
; 0.763 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Parity_ER                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.478      ; 1.495      ;
; 0.764 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[4]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[8]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[15] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[15]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[7]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.060      ;
; 0.769 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.060      ;
; 0.771 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|iQ                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.062      ;
; 0.771 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iTC                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.062      ;
; 0.780 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iTC                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.071      ;
; 0.783 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.074      ;
; 0.783 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_start_bit                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.074      ;
; 0.806 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.097      ;
; 0.814 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_start_bit              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.105      ;
; 0.824 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|srst_r                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.115      ;
; 0.825 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|srst_r                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[2]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.116      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.466 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.504 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.510 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.537 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.545 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.624 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 0.934      ;
; 0.625 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 0.935      ;
; 0.625 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 0.935      ;
; 0.625 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 0.935      ;
; 0.626 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 0.936      ;
; 0.627 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 0.937      ;
; 0.642 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 0.937      ;
; 0.711 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.003      ;
; 0.725 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.732 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.741 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.902 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.194      ;
; 0.909 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.201      ;
; 0.933 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.936 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.228      ;
; 0.949 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.952 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.244      ;
; 0.970 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.395      ;
; 0.972 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.397      ;
; 0.975 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.267      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.024 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.449      ;
; 1.136 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.534      ; 1.882      ;
; 1.160 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.077      ; 1.449      ;
; 1.235 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.534      ; 1.981      ;
; 1.237 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.534      ; 1.983      ;
; 1.238 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.534      ; 1.984      ;
; 1.240 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.534      ; 1.986      ;
; 1.241 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.534      ; 1.987      ;
; 1.242 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.534      ; 1.988      ;
; 1.246 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.541      ;
; 1.256 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.259 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.260 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.548      ;
; 1.265 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.556      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.565      ;
; 1.296 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.588      ;
; 1.324 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.616      ;
; 1.354 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.642      ;
; 1.355 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.643      ;
; 1.355 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.643      ;
; 1.357 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.645      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.388 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.813      ;
; 1.393 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.684      ;
; 1.395 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.686      ;
; 1.398 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.689      ;
; 1.400 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.691      ;
; 1.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.693      ;
; 1.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.694      ;
; 1.414 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.706      ;
; 1.419 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.711      ;
; 1.459 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.079      ; 1.750      ;
; 1.501 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.793      ;
; 1.538 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.830      ;
; 1.541 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.833      ;
; 1.545 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 1.970      ;
; 1.559 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.851      ;
; 1.654 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.946      ;
; 1.690 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.978      ;
; 1.705 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.194      ; 2.130      ;
; 1.791 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 2.079      ;
; 1.792 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 2.080      ;
; 1.794 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 2.082      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.466  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 4.142  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 0.820      ;
; 4.143  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 0.821      ;
; 4.339  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 1.017      ;
; 4.339  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 1.017      ;
; 4.340  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 1.018      ;
; 4.340  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 1.018      ;
; 4.532  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 1.210      ;
; 4.533  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 1.211      ;
; 4.585  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.140     ; 1.263      ;
; 4.716  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.190     ; 1.344      ;
; 4.717  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.191     ; 1.344      ;
; 4.722  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.189     ; 1.351      ;
; 4.723  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.190     ; 1.351      ;
; 4.734  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.191     ; 1.361      ;
; 4.735  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.191     ; 1.362      ;
; 4.750  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.189     ; 1.379      ;
; 4.757  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.189     ; 1.386      ;
; 4.901  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.142     ; 1.577      ;
; 4.936  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.141     ; 1.613      ;
; 4.968  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.138     ; 1.648      ;
; 4.977  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.188     ; 1.607      ;
; 5.013  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.191     ; 1.640      ;
; 5.035  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.189     ; 1.664      ;
; 5.056  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.188     ; 1.686      ;
; 5.171  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.141     ; 1.848      ;
; 5.213  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.188     ; 1.843      ;
; 5.229  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.190     ; 1.857      ;
; 5.835  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.158     ; 2.495      ;
; 35.449 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.035      ; 0.796      ;
; 35.450 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.035      ; 0.797      ;
; 35.450 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.035      ; 0.797      ;
; 35.958 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.033      ; 1.303      ;
; 35.983 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.032      ; 1.327      ;
; 35.997 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.031      ; 1.340      ;
; 36.010 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.033      ; 1.355      ;
; 36.015 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.032      ; 1.359      ;
; 36.018 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.033      ; 1.363      ;
; 36.168 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.030      ; 1.510      ;
; 36.192 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.031      ; 1.535      ;
; 36.206 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.031      ; 1.549      ;
; 36.216 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.031      ; 1.559      ;
; 37.528 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.068      ; 2.908      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdramclk'                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 4.153 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke         ; DRAM_CKE      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.994      ; 3.723      ;
; 4.606 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[7]  ; DRAM_ADDR[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.997      ; 4.179      ;
; 4.843 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[10] ; DRAM_ADDR[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.975      ; 4.394      ;
; 4.931 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[1]  ; DRAM_ADDR[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.997      ; 4.504      ;
; 4.958 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cs          ; DRAM_CS_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.979      ; 4.513      ;
; 4.972 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ras         ; DRAM_RAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.979      ; 4.527      ;
; 5.049 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[4]  ; DRAM_ADDR[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.997      ; 4.622      ;
; 5.108 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[0]  ; DRAM_ADDR[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.997      ; 4.681      ;
; 5.143 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[0]       ; DRAM_BA[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.989      ; 4.708      ;
; 5.160 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[2]  ; DRAM_ADDR[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.997      ; 4.733      ;
; 5.168 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[1]       ; DRAM_BA[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.989      ; 4.733      ;
; 5.193 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_we          ; DRAM_WE_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.979      ; 4.748      ;
; 5.235 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[5]  ; DRAM_ADDR[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.997      ; 4.808      ;
; 5.263 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[6]  ; DRAM_ADDR[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.989      ; 4.828      ;
; 5.287 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[8]  ; DRAM_ADDR[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.989      ; 4.852      ;
; 5.353 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[3]  ; DRAM_ADDR[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.997      ; 4.926      ;
; 5.442 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cas         ; DRAM_CAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.979      ; 4.997      ;
; 5.475 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[11] ; DRAM_ADDR[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.989      ; 5.040      ;
; 5.531 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.084      ;
; 5.535 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[9]  ; DRAM_ADDR[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.989      ; 5.100      ;
; 5.658 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[7]   ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 5.210      ;
; 5.713 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[3]   ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 5.265      ;
; 5.789 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.342      ;
; 5.795 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.348      ;
; 5.795 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.348      ;
; 5.795 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.348      ;
; 5.808 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.361      ;
; 5.808 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.361      ;
; 5.827 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.380      ;
; 5.827 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.380      ;
; 5.832 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.385      ;
; 5.832 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.385      ;
; 5.854 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[6]   ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 5.406      ;
; 5.974 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.527      ;
; 5.984 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.537      ;
; 5.993 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.546      ;
; 6.054 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[4]   ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 5.606      ;
; 6.198 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.751      ;
; 6.198 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 5.751      ;
; 6.201 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[0]   ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 5.753      ;
; 6.205 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[1]   ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 5.757      ;
; 6.400 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[5]   ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 5.952      ;
; 6.604 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[2]   ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.976      ; 6.156      ;
; 6.840 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 6.393      ;
; 6.860 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 6.413      ;
; 7.151 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 6.704      ;
; 7.171 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 6.724      ;
; 7.255 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 6.808      ;
; 7.275 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.977      ; 6.828      ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spiclk'                                                                                                                                                                               ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                   ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.033 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.923      ; 5.475      ;
; 3.269 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[3]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.208      ;
; 3.269 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[2]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.208      ;
; 3.269 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[0]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.208      ;
; 3.269 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|rst0                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.208      ;
; 3.269 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[1]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.892      ; 5.208      ;
; 3.312 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.185      ;
; 3.312 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.185      ;
; 3.312 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|rst2                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.185      ;
; 3.312 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.912      ; 5.185      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[5]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[1]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[8]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[4]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[6]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[0]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[7]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[9]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.899      ; 5.152      ;
; 3.455 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|SPI_MISO~en                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.697        ; 1.953      ; 5.106      ;
; 3.521 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.907      ; 4.971      ;
; 3.577 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.913      ; 4.921      ;
; 3.577 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.913      ; 4.921      ;
; 3.577 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.913      ; 4.921      ;
; 3.577 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.913      ; 4.921      ;
; 3.577 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.913      ; 4.921      ;
; 3.597 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[6]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.894      ; 4.882      ;
; 3.597 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.894      ; 4.882      ;
; 3.597 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.894      ; 4.882      ;
; 3.597 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[4]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.894      ; 4.882      ;
; 3.597 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.894      ; 4.882      ;
; 3.597 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.894      ; 4.882      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[9] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.673 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.917      ; 4.829      ;
; 3.689 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.793      ;
; 3.689 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.793      ;
; 3.689 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.793      ;
; 3.689 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_transfer_end_r             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.793      ;
; 3.723 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|reg_do~en                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.697        ; 1.955      ; 4.840      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[1]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[2]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[5]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[3]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[0]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[4]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[6]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
; 3.746 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[7]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.897      ; 4.736      ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.053 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_ff                                                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.654     ; 5.293      ;
; 4.053 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.654     ; 5.293      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[14]                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[13]                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[12]                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[11]                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[10]                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[9]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[8]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[7]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[6]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[5]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[4]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[3]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[2]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[1]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[0]                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 4.779 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[15]                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.653     ; 4.568      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U32a|Q0                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U32c|Q1                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[6]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|auto_rotate_mode            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U16|iQ                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|enable_special_mask_mode    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|priority_rotate[1]          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U14|iQ                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[6]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|ram_mem~16       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[4]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[1]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[0]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[4]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[3]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[0]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[2]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|priority_rotate[2]          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U32a|Q1                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[0]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_preset[3]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[7]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[2]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u25|Q[3]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_preset[2]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[3]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|special_mask_mode           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U32b|Q0                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U32c|Q0                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|priority_rotate[0]          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[1]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|rQ1                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[5]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|highest_level_in_service[4]       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|highest_level_in_service[0]       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.783      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u12|Q[3]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[7]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[0]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.779      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_latched[4]               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[4]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u12|Q[0]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[4]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[4]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_latched[3]               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u25|Q[1]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u25|Q[4]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|port_c_io[3]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.779      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|port_c_read[3]                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.779      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[3]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.779      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[3]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_latched[1]               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[1]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[1]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.779      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[1]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[2]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[2]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.779      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[2]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_latched[2]               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.782      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[7]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[3]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[7]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.779      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[6]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[6]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u25|Q[2]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u12|Q[2]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 4.776      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u25|Q[0]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u26|Q[5]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.777      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[5]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.162 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[5]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.780      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U28b|Q1                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.779      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|receiving_time[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.778      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|receiving_time[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.778      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 4.785      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|receiving_time[8]      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.778      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u37|Q[3]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.759      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|KFPS2KB_Shift_Register:u_Shift_Register|receiving_time[7]      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.778      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 4.785      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U15|iQ                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.758      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u37|Q[2]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.759      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u20|Q[0]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.758      ;
; 5.163 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u20|Q[0]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 4.777      ;
+-------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.533 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 4.369      ;
; 15.533 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 4.369      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[25]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[16]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[22]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[27]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[21]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[26]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 4.380      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[3]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 4.380      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[15]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[1]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 4.380      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[28]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[4]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 4.380      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[18]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[0]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 4.380      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[17]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[29]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[20]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[19]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[2]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 4.380      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[23]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.534 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[24]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.363      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[4]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[10]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[5]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[4]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[8]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[8]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_gpr                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.344      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.545 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.348      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_cs_int                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.347      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss2                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.347      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_srtc_int                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.347      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_z                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|conf_data0                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.347      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss4                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.347      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_reg                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.108     ; 4.346      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[2]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[4]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[9]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[1]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[1]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg2[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[3]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss3                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.107     ; 4.347      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg1[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[0]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[10]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.108     ; 4.346      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[3]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_tmp                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.105     ; 4.349      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[11]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[2]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.108     ; 4.346      ;
; 15.546 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[5]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.109     ; 4.345      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.101     ; 4.352      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.350      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[0]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[3]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.342      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.108     ; 4.345      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|kbdrecvreg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 4.355      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|int_enabled                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 4.355      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[8]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.342      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_setcs                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 4.355      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.108     ; 4.345      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 4.349      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.113     ; 4.340      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_c                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 4.349      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[7]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[5]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.112     ; 4.341      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[6]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.111     ; 4.342      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[7]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.113     ; 4.340      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.101     ; 4.352      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.108     ; 4.345      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_req_r         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 4.350      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_active                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 4.355      ;
; 15.547 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.102     ; 4.351      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spiclk'                                                                                                                                                                                ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                   ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[6]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[2]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[5]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[4]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[3]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[7]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[1]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.464 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[0]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.266      ;
; 1.498 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|reg_do~en                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.046        ; 2.537      ; 4.383      ;
; 1.523 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.325      ;
; 1.523 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.325      ;
; 1.523 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_transfer_end_r             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.325      ;
; 1.523 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.477      ; 4.325      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[9] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.555 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.498      ; 4.378      ;
; 1.638 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[6]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.473      ; 4.436      ;
; 1.638 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.473      ; 4.436      ;
; 1.638 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[4]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.473      ; 4.436      ;
; 1.638 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.473      ; 4.436      ;
; 1.638 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.473      ; 4.436      ;
; 1.638 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.473      ; 4.436      ;
; 1.663 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.494      ; 4.482      ;
; 1.663 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.494      ; 4.482      ;
; 1.663 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.494      ; 4.482      ;
; 1.663 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.494      ; 4.482      ;
; 1.663 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.494      ; 4.482      ;
; 1.706 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|SPI_MISO~en                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.046        ; 2.535      ; 4.589      ;
; 1.709 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.487      ; 4.521      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[9]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[8]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[5]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[4]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[0]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[7]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[1]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[6]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.817 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.479      ; 4.621      ;
; 1.863 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.492      ; 4.680      ;
; 1.863 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|rst2                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.492      ; 4.680      ;
; 1.863 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.492      ; 4.680      ;
; 1.863 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.492      ; 4.680      ;
; 1.917 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[0]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.472      ; 4.714      ;
; 1.917 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[2]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.472      ; 4.714      ;
; 1.917 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[1]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.472      ; 4.714      ;
; 1.917 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[3]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.472      ; 4.714      ;
; 1.917 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|rst0                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.472      ; 4.714      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
; 2.101 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.504      ; 4.930      ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                               ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.446 ; PCXT:guest|user_io:user_io|but_sw[1] ; PCXT:guest|reset                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 3.267      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[13]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.228      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[12]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.228      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[7]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[5]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|read_wait_count[0]                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.221      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[4]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.228      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[0]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[4]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[8]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.228      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[3]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[1]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[2]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.920 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[6]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00010                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[5]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.231      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[9]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.231      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[11]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.231      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[7]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.231      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[0]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.226      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[10]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.231      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00001                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[5]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[7]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00000                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[3]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[2]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[0]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|prev_no_command_state                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.230      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00011                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[6]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.226      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[5]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[4]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.226      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[3]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[2]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[1]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.226      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[7]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.226      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|access_ready                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.230      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_request                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.227      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.229      ;
; 2.921 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[0]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.231      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[6]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.232      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[4]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.232      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[1]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.232      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[15] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.246      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[13] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.246      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[12] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.246      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[14] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.246      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.247      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.232      ;
; 2.927 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.230      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[6]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.230      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.230      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[7]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.230      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.230      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.230      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.230      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.928 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.241      ;
; 2.929 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.237      ;
; 2.937 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[14]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.245      ;
; 2.937 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[15]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.245      ;
; 2.937 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[2]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.245      ;
; 2.937 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[16]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.245      ;
; 2.937 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_protect_flag[1]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.244      ;
; 2.937 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_protect_flag[0]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.244      ;
; 2.937 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[1]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.245      ;
; 2.940 ; PCXT:guest|reset_sdram               ; PCXT:guest|tandy_bios_write                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.230      ;
; 2.940 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.231      ;
; 2.943 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.252      ;
; 2.943 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.253      ;
; 2.943 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state[0]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.252      ;
; 2.943 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.252      ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.828 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sck                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.110      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.110      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|mosi                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.110      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.110      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.110      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|w_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.w_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.w_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.107      ;
; 3.837 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_setcs                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.112      ;
; 3.837 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_write                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.112      ;
; 3.837 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|intercept                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.112      ;
; 3.837 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|int_enabled                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.112      ;
; 3.837 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_active                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.112      ;
; 3.837 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|kbdrecvreg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.112      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[0]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[11]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[5]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[4]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[1]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[2]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[10]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[3]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.109      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[6]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[12]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.109      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_req_r         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.108      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_WAIT  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.108      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[14]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[9]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[8]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[13]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.108      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[7]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.107      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.setpc                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.108      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.109      ;
; 3.838 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.109      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[1]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.099      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[5]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.104      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[5]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.099      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[1]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[7]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.099      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg2[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 4.102      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_gpr                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 4.102      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.099      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg1[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 4.102      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|busyflag                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[4]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.104      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.099      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[8]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[4]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_c                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_tmp                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 4.102      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 4.105      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 4.105      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 4.105      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 4.105      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[8]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[10]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[3]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.107      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 4.105      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 4.105      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.101      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_pc                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.099      ;
; 3.839 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_reg                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 4.102      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[0]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[7]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.101      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[2]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[5]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[11]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[10]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.100      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.100      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[3]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.104      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[7]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.100      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[5]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.100      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[3]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.101      ;
; 3.840 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[8]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.101      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 26.288 ns




+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                   ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                       ; Note                                              ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; 57.66 MHz  ; 57.66 MHz       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ;                                                   ;
; 60.8 MHz   ; 60.8 MHz        ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ;                                                   ;
; 80.21 MHz  ; 80.21 MHz       ; spiclk                                                                                                           ;                                                   ;
; 85.48 MHz  ; 85.48 MHz       ; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ;                                                   ;
; 90.12 MHz  ; 90.12 MHz       ; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ;                                                   ;
; 107.03 MHz ; 107.03 MHz      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ;                                                   ;
; 132.47 MHz ; 132.47 MHz      ; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ;                                                   ;
; 160.31 MHz ; 160.31 MHz      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;                                                   ;
; 234.85 MHz ; 223.16 MHz      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; -1.097 ; -10.455       ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.336 ; -0.349        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 1.157  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 1.518  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 1.910  ; 0.000         ;
; spiclk                                                                                                           ; 2.173  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 8.117  ; 0.000         ;
; sdramclk                                                                                                         ; 11.409 ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 28.331 ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 60.228 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; -1.082 ; -1.082        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 0.384  ; 0.000         ;
; spiclk                                                                                                           ; 0.388  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 0.401  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 0.401  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 0.401  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 0.403  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.417  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.417  ; 0.000         ;
; sdramclk                                                                                                         ; 4.036  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; spiclk                                                ; 3.071  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 4.335  ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 15.895 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; spiclk                                                ; 1.319 ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 2.165 ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 3.427 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 4.601   ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.604   ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 8.192   ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 9.504   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 9.599   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; 9.765   ; 0.000         ;
; sdramclk                                                                                                         ; 9.765   ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 16.943  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 33.541  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.575  ; 0.000         ;
; clk_12                                                                                                           ; 41.509  ; 0.000         ;
; spiclk                                                                                                           ; 166.259 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.097 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.094     ; 11.004     ;
; -1.023 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.093     ; 10.931     ;
; -0.977 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 10.893     ;
; -0.886 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.069     ; 10.818     ;
; -0.837 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.069     ; 10.769     ;
; -0.831 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.067     ; 10.765     ;
; -0.809 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.068     ; 10.742     ;
; -0.788 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.094     ; 10.695     ;
; -0.788 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.374      ; 11.163     ;
; -0.781 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.079     ; 10.703     ;
; -0.779 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.082     ; 10.698     ;
; -0.759 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 10.675     ;
; -0.757 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 10.688     ;
; -0.753 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.093     ; 10.661     ;
; -0.739 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.374      ; 11.114     ;
; -0.733 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.376      ; 11.110     ;
; -0.711 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.375      ; 11.087     ;
; -0.711 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.084     ; 10.628     ;
; -0.686 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.077     ; 10.610     ;
; -0.685 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.374      ; 11.060     ;
; -0.683 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.364      ; 11.048     ;
; -0.659 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.373      ; 11.033     ;
; -0.654 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.084     ; 10.571     ;
; -0.637 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.093     ; 10.545     ;
; -0.636 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.374      ; 11.011     ;
; -0.634 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.093     ; 10.542     ;
; -0.630 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.376      ; 11.007     ;
; -0.626 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[23]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.067     ; 10.560     ;
; -0.616 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 10.547     ;
; -0.608 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.375      ; 10.984     ;
; -0.602 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[10]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.084     ; 10.519     ;
; -0.594 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.083     ; 10.512     ;
; -0.594 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 10.510     ;
; -0.592 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.094     ; 10.499     ;
; -0.588 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.366      ; 10.955     ;
; -0.584 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.061     ; 10.524     ;
; -0.581 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.376      ; 10.958     ;
; -0.580 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.364      ; 10.945     ;
; -0.579 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.061     ; 10.519     ;
; -0.576 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 10.507     ;
; -0.576 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.376      ; 10.953     ;
; -0.575 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.368      ; 10.944     ;
; -0.572 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.082     ; 10.491     ;
; -0.563 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[5]      ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.082     ; 10.482     ;
; -0.563 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 10.479     ;
; -0.561 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.069     ; 10.493     ;
; -0.561 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.352      ; 10.914     ;
; -0.556 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.373      ; 10.930     ;
; -0.555 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.086     ; 10.470     ;
; -0.548 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.087     ; 10.462     ;
; -0.538 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.063     ; 10.476     ;
; -0.537 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.351      ; 10.889     ;
; -0.536 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.060     ; 10.477     ;
; -0.533 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.063     ; 10.471     ;
; -0.533 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.377      ; 10.911     ;
; -0.532 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.082     ; 10.451     ;
; -0.530 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 10.446     ;
; -0.528 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[23]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.376      ; 10.905     ;
; -0.518 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.373      ; 10.892     ;
; -0.516 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.351      ; 10.868     ;
; -0.515 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.352      ; 10.868     ;
; -0.515 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[13]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.059     ; 10.457     ;
; -0.500 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 10.454     ;
; -0.499 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[13]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.058     ; 10.442     ;
; -0.496 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.360      ; 10.857     ;
; -0.496 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.363      ; 10.860     ;
; -0.495 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~10_OTERM270     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.070     ; 10.426     ;
; -0.495 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.058     ; 10.438     ;
; -0.495 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[11]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.573     ; 9.923      ;
; -0.492 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.379      ; 10.872     ;
; -0.490 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[13]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[13]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.083     ; 10.408     ;
; -0.490 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.062     ; 10.429     ;
; -0.485 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.366      ; 10.852     ;
; -0.478 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.373      ; 10.852     ;
; -0.477 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[6]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.082     ; 10.396     ;
; -0.469 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[4]   ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 10.385     ;
; -0.469 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.088     ; 10.382     ;
; -0.468 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[13]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.068     ; 10.401     ;
; -0.466 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[10]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.076     ; 10.391     ;
; -0.465 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[5]      ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.361      ; 10.827     ;
; -0.465 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.076     ; 10.390     ;
; -0.463 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.374      ; 10.838     ;
; -0.463 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.086     ; 10.378     ;
; -0.456 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.093     ; 10.364     ;
; -0.454 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.360      ; 10.815     ;
; -0.453 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_in[0]                  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.074     ; 10.380     ;
; -0.451 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 10.405     ;
; -0.449 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[5]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.071     ; 10.379     ;
; -0.449 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.060     ; 10.390     ;
; -0.447 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.085     ; 10.363     ;
; -0.445 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.045     ; 10.401     ;
; -0.443 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.087     ; 10.357     ;
; -0.434 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[7]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.361      ; 10.796     ;
; -0.430 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.094     ; 10.337     ;
; -0.425 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[23]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.376      ; 10.802     ;
; -0.425 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.084     ; 10.342     ;
; -0.423 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18]  ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.046     ; 10.378     ;
; -0.419 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.350      ; 10.770     ;
; -0.415 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.373      ; 10.789     ;
; -0.411 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466    ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.531     ; 9.881      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.336 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[24]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.459     ; 1.313      ;
; -0.013 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[12]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.988      ;
; 0.177  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[3]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.462     ; 0.797      ;
; 0.177  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[9]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.462     ; 0.797      ;
; 0.177  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[26]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.798      ;
; 0.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[5]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.462     ; 0.796      ;
; 0.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[6]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.797      ;
; 0.179  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.796      ;
; 0.179  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.796      ;
; 0.179  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[13]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.462     ; 0.795      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[22]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.795      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[7]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.462     ; 0.794      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[11]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.795      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[16]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.795      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[14]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.795      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.462     ; 0.794      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[4]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.795      ;
; 0.180  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[10]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.462     ; 0.794      ;
; 0.181  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[20]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.794      ;
; 0.181  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[18]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.794      ;
; 0.181  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[8]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.461     ; 0.794      ;
; 0.591  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[19]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.047     ; 0.798      ;
; 0.592  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[15]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.047     ; 0.797      ;
; 0.592  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[27]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.047     ; 0.797      ;
; 0.593  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[17]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.047     ; 0.796      ;
; 0.593  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[21]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.047     ; 0.796      ;
; 0.594  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[23]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.047     ; 0.795      ;
; 0.595  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[25]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -1.047     ; 0.794      ;
; 5.719  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.115     ; 4.019      ;
; 5.883  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.530     ; 3.031      ;
; 6.627  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.115     ; 2.702      ;
; 6.917  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 2.891      ;
; 6.971  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.936      ;
; 7.043  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 2.765      ;
; 7.070  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.837      ;
; 7.254  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 2.554      ;
; 7.270  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 2.538      ;
; 7.299  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.108     ; 2.446      ;
; 7.372  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.535      ;
; 7.410  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.497      ;
; 7.425  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.482      ;
; 7.461  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.446      ;
; 7.463  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.444      ;
; 7.537  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.370      ;
; 7.542  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.365      ;
; 7.599  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.308      ;
; 7.632  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.275      ;
; 7.633  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.274      ;
; 7.648  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.259      ;
; 7.672  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.235      ;
; 7.690  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 2.213      ;
; 7.692  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 2.211      ;
; 7.692  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 2.211      ;
; 7.697  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 2.206      ;
; 7.699  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 2.204      ;
; 7.700  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 2.203      ;
; 7.701  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 2.202      ;
; 7.708  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.199      ;
; 7.721  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.186      ;
; 7.841  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.066      ;
; 7.846  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 2.061      ;
; 7.907  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.076     ; 1.996      ;
; 7.926  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 1.981      ;
; 8.001  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 1.906      ;
; 8.078  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.072     ; 1.829      ;
; 8.108  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.798      ;
; 8.110  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.796      ;
; 8.111  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.795      ;
; 8.114  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.792      ;
; 8.119  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.787      ;
; 8.121  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.785      ;
; 8.121  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.785      ;
; 8.163  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.075     ; 1.741      ;
; 8.164  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.075     ; 1.740      ;
; 8.165  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.075     ; 1.739      ;
; 8.165  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.075     ; 1.739      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.178  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.630      ;
; 8.224  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.332      ; 2.087      ;
; 8.225  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.332      ; 2.086      ;
; 8.227  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.332      ; 2.084      ;
; 8.230  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.332      ; 2.081      ;
; 8.230  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.332      ; 2.081      ;
; 8.233  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.332      ; 2.078      ;
; 8.281  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.069     ; 1.629      ;
; 8.326  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.580      ;
; 8.336  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.073     ; 1.570      ;
; 8.362  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.075     ; 1.542      ;
; 8.432  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.332      ; 1.879      ;
; 8.449  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.075     ; 1.455      ;
; 8.525  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.283      ;
; 8.525  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.283      ;
; 8.525  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.171     ; 1.283      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.157  ; PCXT:guest|data_io:data_io|reg_do~en                                          ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.283     ; 3.143      ;
; 1.481  ; PCXT:guest|user_io:user_io|SPI_MISO~en                                        ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.281     ; 2.821      ;
; 2.374  ; PCXT:guest|user_io:user_io|SPI_MISO~reg0                                      ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.271     ; 1.938      ;
; 2.768  ; PCXT:guest|data_io:data_io|reg_do                                             ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -2.271     ; 1.544      ;
; 4.504  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|mosi                              ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.858      ; 3.154      ;
; 4.596  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|mosi                              ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.858      ; 3.085      ;
; 4.851  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.811      ;
; 4.851  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.811      ;
; 4.851  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.811      ;
; 4.851  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.811      ;
; 4.851  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.811      ;
; 4.856  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.806      ;
; 4.856  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.806      ;
; 4.856  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.806      ;
; 4.856  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.806      ;
; 4.856  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.806      ;
; 4.856  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.839      ; 2.806      ;
; 4.865  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.858      ; 2.816      ;
; 4.865  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.858      ; 2.816      ;
; 4.865  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.858      ; 2.816      ;
; 5.042  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.597      ;
; 5.042  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.597      ;
; 5.042  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.597      ;
; 5.042  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.597      ;
; 5.042  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.597      ;
; 5.052  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.858      ; 2.606      ;
; 5.052  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.858      ; 2.606      ;
; 5.052  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.858      ; 2.606      ;
; 5.059  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.580      ;
; 5.059  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.580      ;
; 5.059  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.580      ;
; 5.059  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.580      ;
; 5.059  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.580      ;
; 5.059  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.839      ; 2.580      ;
; 6.911  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sck                               ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.858      ; 0.770      ;
; 6.922  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sck                               ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.858      ; 0.736      ;
; 8.301  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 11.635     ;
; 8.321  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 11.594     ;
; 8.433  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 11.503     ;
; 8.453  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 11.462     ;
; 8.699  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 11.237     ;
; 8.719  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 11.196     ;
; 8.729  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 11.185     ;
; 8.798  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 11.138     ;
; 8.818  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 11.097     ;
; 8.861  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 11.053     ;
; 8.954  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 10.977     ;
; 9.086  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 10.845     ;
; 9.127  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 10.787     ;
; 9.130  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.806     ;
; 9.197  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.739     ;
; 9.226  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 10.688     ;
; 9.352  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 10.579     ;
; 9.358  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.063     ; 10.580     ;
; 9.383  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.553     ;
; 9.425  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.063     ; 10.513     ;
; 9.427  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 10.503     ;
; 9.451  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 10.480     ;
; 9.461  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 10.468     ;
; 9.463  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.473     ;
; 9.504  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 10.430     ;
; 9.515  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.421     ;
; 9.553  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 10.375     ;
; 9.559  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 10.371     ;
; 9.571  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 10.363     ;
; 9.593  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 10.336     ;
; 9.593  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 10.342     ;
; 9.627  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.309     ;
; 9.660  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 10.275     ;
; 9.664  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 10.265     ;
; 9.685  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 10.243     ;
; 9.691  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.063     ; 10.247     ;
; 9.691  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 10.219     ;
; 9.731  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 10.198     ;
; 9.748  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 10.203     ;
; 9.748  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[1]                 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 10.176     ;
; 9.758  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 10.152     ;
; 9.758  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[9]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 10.175     ;
; 9.768  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 10.162     ;
; 9.781  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.155     ;
; 9.825  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 10.105     ;
; 9.825  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[9]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 10.108     ;
; 9.837  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 10.097     ;
; 9.855  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.063     ; 10.083     ;
; 9.859  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 10.070     ;
; 9.880  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 10.056     ;
; 9.896  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d2[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 10.023     ;
; 9.916  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d2[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.982      ;
; 9.924  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 10.006     ;
; 9.926  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 10.009     ;
; 9.951  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 9.977      ;
; 9.958  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 9.971      ;
; 9.961  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[14] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 9.975      ;
; 9.985  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 9.948      ;
; 9.997  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 9.932      ;
; 10.001 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 9.933      ;
; 10.005 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 9.907      ;
; 10.011 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[18] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 9.926      ;
; 10.024 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 9.886      ;
; 10.034 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[19] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 9.914      ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                               ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.518 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 8.308      ;
; 1.518 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 8.308      ;
; 1.518 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.309      ;
; 1.518 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.309      ;
; 1.518 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.309      ;
; 1.518 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.309      ;
; 1.550 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 8.276      ;
; 1.550 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 8.276      ;
; 1.617 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.210      ;
; 1.617 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.210      ;
; 1.617 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.210      ;
; 1.617 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 8.210      ;
; 1.622 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.723      ;
; 1.622 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.723      ;
; 1.622 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.723      ;
; 1.622 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.723      ;
; 1.694 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.651      ;
; 1.694 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.651      ;
; 1.694 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.651      ;
; 1.694 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.651      ;
; 1.768 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.577      ;
; 1.768 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.577      ;
; 1.768 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.577      ;
; 1.768 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.577      ;
; 1.804 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.540      ;
; 1.804 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.540      ;
; 1.830 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.514      ;
; 1.830 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.514      ;
; 1.840 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.505      ;
; 1.840 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.505      ;
; 1.840 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.505      ;
; 1.840 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 7.505      ;
; 1.927 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.417      ;
; 1.927 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.417      ;
; 1.957 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.872      ;
; 1.957 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.872      ;
; 1.957 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.872      ;
; 1.957 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.872      ;
; 1.959 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.385      ;
; 1.959 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.658     ; 7.385      ;
; 2.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.169      ;
; 2.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.169      ;
; 2.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.169      ;
; 2.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.169      ;
; 2.232 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[7] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.594      ;
; 2.232 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[8] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.594      ;
; 2.232 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[9] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.594      ;
; 2.232 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[5] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.594      ;
; 2.232 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.594      ;
; 2.232 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[6] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.594      ;
; 2.267 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.562      ;
; 2.267 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.562      ;
; 2.267 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.562      ;
; 2.274 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.552      ;
; 2.274 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.552      ;
; 2.274 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.552      ;
; 2.274 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.552      ;
; 2.284 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|S2_S0_OUT[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|always1~0_OTERM362    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.159     ; 7.559      ;
; 2.302 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[8] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.523      ;
; 2.302 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[6] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.523      ;
; 2.302 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[5] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.523      ;
; 2.302 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.523      ;
; 2.302 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[7] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.523      ;
; 2.302 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[9] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.523      ;
; 2.324 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.023      ;
; 2.324 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.023      ;
; 2.324 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.023      ;
; 2.324 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 7.023      ;
; 2.336 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.489      ;
; 2.336 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.489      ;
; 2.336 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.489      ;
; 2.336 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 7.489      ;
; 2.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[6] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.449      ;
; 2.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[5] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.449      ;
; 2.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.449      ;
; 2.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[9] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.449      ;
; 2.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[7] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.449      ;
; 2.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[8] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.449      ;
; 2.399 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|S2_S0_OUT[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|always1~0_OTERM362    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.159     ; 7.444      ;
; 2.420 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.403      ;
; 2.420 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.403      ;
; 2.420 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.403      ;
; 2.420 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.403      ;
; 2.583 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.243      ;
; 2.598 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[1]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 7.228      ;
; 2.653 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 6.694      ;
; 2.653 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 6.694      ;
; 2.653 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 6.694      ;
; 2.678 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_month[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 7.167      ;
; 2.688 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 6.657      ;
; 2.688 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 6.657      ;
; 2.688 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 6.657      ;
; 2.688 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.657     ; 6.657      ;
; 2.742 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[1]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.087      ;
; 2.745 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 7.084      ;
; 2.787 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|S2_S0_OUT[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|always1~0_OTERM362    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.159     ; 7.056      ;
; 2.799 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 6.548      ;
; 2.799 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 6.548      ;
; 2.799 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.655     ; 6.548      ;
; 2.819 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|write_map_ems_data[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.168     ; 7.015      ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                    ; Launch Clock                                                                                                     ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.910  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[20] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.067      ; 1.573      ;
; 1.925  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[15] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.057      ; 1.548      ;
; 1.950  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.065      ; 1.531      ;
; 1.989  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[14] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.067      ; 1.494      ;
; 2.054  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[19] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.057      ; 1.419      ;
; 2.091  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[26] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.067      ; 1.392      ;
; 2.092  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[17] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.057      ; 1.381      ;
; 2.120  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[23] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.057      ; 1.353      ;
; 2.121  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.067      ; 1.362      ;
; 2.133  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.063      ; 1.346      ;
; 2.135  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[22] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.067      ; 1.348      ;
; 2.136  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[25] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.057      ; 1.337      ;
; 2.138  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[18] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.067      ; 1.345      ;
; 2.146  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[21] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.057      ; 1.327      ;
; 2.170  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[16] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.067      ; 1.313      ;
; 2.307  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.063      ; 1.172      ;
; 2.448  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.063      ; 1.031      ;
; 2.453  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.063      ; 1.026      ;
; 2.464  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.065      ; 1.017      ;
; 2.465  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.065      ; 1.016      ;
; 2.468  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.065      ; 1.013      ;
; 2.478  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[27] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.057      ; 0.995      ;
; 2.486  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.063      ; 0.993      ;
; 2.487  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.063      ; 0.992      ;
; 2.500  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[24] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.065      ; 0.981      ;
; 2.500  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.065      ; 0.981      ;
; 2.502  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.065      ; 0.979      ;
; 2.685  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 1.064      ; 0.795      ;
; 6.348  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a2~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.302     ; 7.802      ;
; 6.395  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.314     ; 7.743      ;
; 6.574  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a4~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.315     ; 7.563      ;
; 6.700  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a22~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.323     ; 7.429      ;
; 6.891  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.313     ; 7.248      ;
; 6.907  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.308     ; 7.237      ;
; 6.920  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a0~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.314     ; 7.218      ;
; 7.039  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.322     ; 7.091      ;
; 7.041  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a28~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.311     ; 7.100      ;
; 7.090  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.323     ; 7.039      ;
; 7.091  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a1~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.316     ; 7.045      ;
; 7.126  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a2~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.302     ; 7.024      ;
; 7.135  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a4~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.315     ; 7.002      ;
; 7.173  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.314     ; 6.965      ;
; 7.263  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a22~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.323     ; 6.866      ;
; 7.287  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a8~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.306     ; 6.859      ;
; 7.337  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a7~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.321     ; 6.794      ;
; 7.416  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a9~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.313     ; 6.723      ;
; 7.423  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a31~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.318     ; 6.711      ;
; 7.445  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.312     ; 6.695      ;
; 7.538  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a23~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.320     ; 6.594      ;
; 7.589  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a26~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.299     ; 6.564      ;
; 7.602  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a28~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.311     ; 6.539      ;
; 7.651  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a13~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.310     ; 6.491      ;
; 7.653  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.323     ; 6.476      ;
; 7.671  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.313     ; 6.468      ;
; 7.685  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.308     ; 6.459      ;
; 7.686  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a19~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.311     ; 6.455      ;
; 7.700  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a0~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.314     ; 6.438      ;
; 7.719  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.306     ; 6.427      ;
; 7.754  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a20~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.303     ; 6.395      ;
; 7.871  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a12~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.296     ; 6.285      ;
; 7.885  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a25~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.315     ; 6.252      ;
; 7.935  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a30~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.323     ; 6.194      ;
; 7.982  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a11~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.301     ; 6.169      ;
; 8.067  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a8~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.306     ; 6.079      ;
; 8.157  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.329     ; 5.966      ;
; 8.169  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.304     ; 5.979      ;
; 8.196  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a1~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.323     ; 5.933      ;
; 8.203  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a27~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.311     ; 5.938      ;
; 8.225  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.312     ; 5.915      ;
; 8.254  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a29~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.309     ; 5.889      ;
; 8.315  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a20~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.303     ; 5.834      ;
; 8.367  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a26~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.299     ; 5.786      ;
; 8.432  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a12~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.296     ; 5.724      ;
; 8.455  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a7~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.328     ; 5.669      ;
; 8.498  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a30~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.323     ; 5.631      ;
; 8.521  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a9~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.320     ; 5.611      ;
; 8.541  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a31~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.325     ; 5.586      ;
; 8.556  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a14~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.311     ; 5.585      ;
; 8.656  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a23~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.327     ; 5.469      ;
; 8.711  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a21~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.308     ; 5.433      ;
; 8.797  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a13~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.317     ; 5.338      ;
; 8.812  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a17~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.303     ; 5.337      ;
; 8.826  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a19~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.318     ; 5.308      ;
; 8.865  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.313     ; 5.274      ;
; 8.990  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a25~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.322     ; 5.140      ;
; 9.119  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a14~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.311     ; 5.022      ;
; 9.122  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a11~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.308     ; 5.022      ;
; 9.259  ; PCXT:guest|screen_mode_video_ff[1]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_b_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.173      ; 8.403      ;
; 9.278  ; PCXT:guest|screen_mode_video_ff[1]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_a_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.173      ; 8.384      ;
; 9.306  ; PCXT:guest|screen_mode_video_ff[0]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_b_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.173      ; 8.356      ;
; 9.309  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.311     ; 4.832      ;
; 9.325  ; PCXT:guest|screen_mode_video_ff[0]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_a_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.173      ; 8.337      ;
; 9.343  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a27~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.318     ; 4.791      ;
; 9.400  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a29~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.316     ; 4.736      ;
; 9.857  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a21~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.315     ; 4.280      ;
; 9.917  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a17~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -3.310     ; 4.225      ;
; 10.256 ; PCXT:guest|video_monochrome_converter:video_mono|mono[4]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.268     ; 6.928      ;
; 10.303 ; PCXT:guest|video_monochrome_converter:video_mono|mono[5]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.268     ; 6.881      ;
; 10.411 ; PCXT:guest|video_monochrome_converter:video_mono|g1[3]                                                                                                                                                       ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.287     ; 6.754      ;
; 10.530 ; PCXT:guest|screen_mode_video_ff[2]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_b_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.174      ; 7.133      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spiclk'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.173 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[0]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.670      ; 6.083      ;
; 2.262 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|rclk2                                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.651      ; 5.975      ;
; 2.343 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[0]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.876      ;
; 2.408 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_in[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 5.834      ;
; 2.419 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[6]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.651      ; 5.818      ;
; 2.503 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[6]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.716      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[21]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.522 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[5]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.697      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[20]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[17]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[16]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[23]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[22]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[18]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.522 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[19]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.657      ; 5.721      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[7]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[5]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[3]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[1]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[2]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[4]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[0]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.530 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[6]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.709      ;
; 2.532 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[4]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.718      ;
; 2.532 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[6]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.718      ;
; 2.532 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[5]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.718      ;
; 2.532 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.718      ;
; 2.532 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.718      ;
; 2.532 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.718      ;
; 2.532 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[0]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.718      ;
; 2.598 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[30]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.641      ;
; 2.598 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[27]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.641      ;
; 2.598 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[26]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.641      ;
; 2.598 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[31]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.641      ;
; 2.609 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[4]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.610      ;
; 2.609 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[3]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.610      ;
; 2.611 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[1]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.608      ;
; 2.620 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_stat                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.619      ;
; 2.624 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[2]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.595      ;
; 2.663 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_regs_wr                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.576      ;
; 2.684 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[7]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.535      ;
; 2.726 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[3]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.674      ; 5.534      ;
; 2.728 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[7]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.676      ; 5.534      ;
; 2.728 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_receiver_strobe_r                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.676      ; 5.534      ;
; 2.728 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[5]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.676      ; 5.534      ;
; 2.728 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.676      ; 5.534      ;
; 2.739 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 2.053      ; 5.937      ;
; 2.739 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 2.059      ; 5.943      ;
; 2.739 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_we_reg       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 2.053      ; 5.937      ;
; 2.788 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|data_ide[0]                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.633      ; 5.431      ;
; 2.805 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_regs_rd                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.434      ;
; 2.882 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[3]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.368      ;
; 2.882 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[6]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.368      ;
; 2.882 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[5]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.368      ;
; 2.882 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[4]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.368      ;
; 2.882 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[2]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.368      ;
; 2.882 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[1]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 5.368      ;
; 2.896 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[24]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.359      ;
; 2.896 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[25]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.359      ;
; 2.896 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[29]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.359      ;
; 2.896 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[28]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.359      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[14]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[9]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[8]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[15]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[11]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[10]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[13]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.951 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[12]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 5.304      ;
; 2.969 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.670      ; 5.287      ;
; 3.058 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|downloading_reg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.652      ; 5.180      ;
; 3.082 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[6]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.648      ; 5.152      ;
; 3.082 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[7]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.648      ; 5.152      ;
; 3.082 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[4]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.648      ; 5.152      ;
; 3.082 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[1]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.648      ; 5.152      ;
; 3.082 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.648      ; 5.152      ;
; 3.104 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|ioctl_index[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.628      ; 5.110      ;
; 3.109 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_rd                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.130      ;
; 3.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|addr_reset                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.652      ; 5.076      ;
; 3.202 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[2]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.064      ;
; 3.202 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[1]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.064      ;
; 3.202 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[0]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.064      ;
; 3.206 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|uploading_reg                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.658      ; 5.038      ;
; 3.209 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|data_ide[5]                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 5.030      ;
; 3.213 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[5]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.667      ; 5.040      ;
; 3.213 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[4]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.667      ; 5.040      ;
; 3.213 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[3]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.667      ; 5.040      ;
; 3.213 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[7]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.667      ; 5.040      ;
; 3.213 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[6]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.667      ; 5.040      ;
; 3.222 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|ioctl_filesize[0]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.647      ; 5.011      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[4]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[1]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[7]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[3]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[6]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[5]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[0]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[4]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[2]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
; 3.272 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[1]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.978      ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 8.117  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 9.264      ;
; 8.366  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 9.015      ;
; 8.369  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 9.012      ;
; 8.449  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.932      ;
; 8.543  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.838      ;
; 8.563  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.818      ;
; 8.578  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.803      ;
; 8.627  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.754      ;
; 8.639  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.742      ;
; 8.676  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.705      ;
; 8.705  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.982      ;
; 8.820  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.561      ;
; 8.844  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.537      ;
; 8.877  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.504      ;
; 8.893  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.488      ;
; 8.944  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.437      ;
; 8.954  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.733      ;
; 8.957  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.730      ;
; 9.017  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.364      ;
; 9.037  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.650      ;
; 9.059  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.322      ;
; 9.131  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.556      ;
; 9.135  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.246      ;
; 9.142  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.239      ;
; 9.145  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.543      ;
; 9.151  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.536      ;
; 9.166  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.521      ;
; 9.215  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.472      ;
; 9.225  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 8.156      ;
; 9.227  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.460      ;
; 9.264  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.423      ;
; 9.394  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.294      ;
; 9.397  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.291      ;
; 9.408  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.279      ;
; 9.432  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.255      ;
; 9.465  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.222      ;
; 9.477  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.211      ;
; 9.481  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.206      ;
; 9.532  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.155      ;
; 9.571  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.117      ;
; 9.591  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.097      ;
; 9.605  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.082      ;
; 9.605  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[10]     ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.776      ;
; 9.606  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.082      ;
; 9.647  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 8.040      ;
; 9.655  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.033      ;
; 9.667  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 8.021      ;
; 9.673  ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[0]        ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.092     ; 7.687      ;
; 9.704  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.984      ;
; 9.723  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 7.964      ;
; 9.730  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 7.957      ;
; 9.807  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.574      ;
; 9.807  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.574      ;
; 9.813  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 7.874      ;
; 9.848  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.840      ;
; 9.872  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.816      ;
; 9.905  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.783      ;
; 9.921  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.767      ;
; 9.955  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.426      ;
; 9.965  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[10]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.416      ;
; 9.972  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.716      ;
; 9.972  ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.409      ;
; 9.991  ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[1]        ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.092     ; 7.369      ;
; 10.000 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[2]        ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.092     ; 7.360      ;
; 10.045 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.643      ;
; 10.056 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.325      ;
; 10.056 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.325      ;
; 10.059 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.322      ;
; 10.059 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.322      ;
; 10.081 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[8]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.300      ;
; 10.081 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[7]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.300      ;
; 10.087 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.601      ;
; 10.139 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.242      ;
; 10.139 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.242      ;
; 10.163 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.525      ;
; 10.170 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.518      ;
; 10.191 ; PCXT:guest|video_monochrome_converter:video_mono|mono[4] ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.333     ; 6.928      ;
; 10.193 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[10]     ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.198      ; 7.494      ;
; 10.204 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.177      ;
; 10.207 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.174      ;
; 10.221 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.160      ;
; 10.224 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.157      ;
; 10.233 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.148      ;
; 10.233 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.148      ;
; 10.238 ; PCXT:guest|video_monochrome_converter:video_mono|mono[5] ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.333     ; 6.881      ;
; 10.253 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.128      ;
; 10.253 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.128      ;
; 10.253 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.199      ; 7.435      ;
; 10.268 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.113      ;
; 10.268 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.113      ;
; 10.287 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.094      ;
; 10.304 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.077      ;
; 10.317 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.064      ;
; 10.317 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.064      ;
; 10.329 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.052      ;
; 10.329 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.052      ;
; 10.330 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[8]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.051      ;
; 10.330 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[7]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.051      ;
; 10.333 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[8]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.048      ;
; 10.333 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[7]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.071     ; 7.048      ;
+--------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdramclk'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 11.409 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.266      ; 6.892      ;
; 11.429 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.266      ; 6.872      ;
; 11.613 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.266      ; 6.688      ;
; 11.633 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.266      ; 6.668      ;
; 11.823 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.266      ; 6.478      ;
; 11.843 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.266      ; 6.458      ;
; 11.938 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[2]   ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 6.362      ;
; 12.361 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[5]   ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.939      ;
; 12.381 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[1]   ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.919      ;
; 12.413 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.887      ;
; 12.413 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.887      ;
; 12.478 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[0]   ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.822      ;
; 12.605 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[4]   ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.695      ;
; 12.662 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.638      ;
; 12.669 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.631      ;
; 12.679 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.621      ;
; 12.799 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.501      ;
; 12.799 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.501      ;
; 12.810 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.490      ;
; 12.810 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.490      ;
; 12.847 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.453      ;
; 12.847 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.453      ;
; 12.862 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[6]   ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.438      ;
; 12.891 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.409      ;
; 12.891 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.409      ;
; 12.900 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.400      ;
; 12.908 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.392      ;
; 13.057 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[3]   ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.243      ;
; 13.087 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.213      ;
; 13.112 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[7]   ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.265      ; 5.188      ;
; 13.153 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[9]  ; DRAM_ADDR[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.280      ; 5.162      ;
; 13.244 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[11] ; DRAM_ADDR[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.280      ; 5.071      ;
; 13.252 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cas         ; DRAM_CAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.270      ; 5.053      ;
; 13.308 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[3]  ; DRAM_ADDR[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.287      ; 5.014      ;
; 13.420 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[5]  ; DRAM_ADDR[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.287      ; 4.902      ;
; 13.492 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[6]  ; DRAM_ADDR[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.280      ; 4.823      ;
; 13.514 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[8]  ; DRAM_ADDR[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.280      ; 4.801      ;
; 13.518 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_we          ; DRAM_WE_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.270      ; 4.787      ;
; 13.571 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[2]  ; DRAM_ADDR[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.287      ; 4.751      ;
; 13.579 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[1]       ; DRAM_BA[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.280      ; 4.736      ;
; 13.603 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[0]  ; DRAM_ADDR[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.287      ; 4.719      ;
; 13.626 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[0]       ; DRAM_BA[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.280      ; 4.689      ;
; 13.669 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[4]  ; DRAM_ADDR[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.287      ; 4.653      ;
; 13.809 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cs          ; DRAM_CS_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.270      ; 4.496      ;
; 13.823 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ras         ; DRAM_RAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.270      ; 4.482      ;
; 13.845 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[1]  ; DRAM_ADDR[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.287      ; 4.477      ;
; 13.903 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[10] ; DRAM_ADDR[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.264      ; 4.396      ;
; 14.212 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[7]  ; DRAM_ADDR[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.287      ; 4.110      ;
; 14.648 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke         ; DRAM_CKE      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 2.280      ; 3.667      ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 28.331 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.477     ; 2.560      ;
; 28.988 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.515     ; 1.865      ;
; 28.990 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.513     ; 1.865      ;
; 29.041 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.866      ;
; 29.079 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.513     ; 1.776      ;
; 29.178 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.513     ; 1.677      ;
; 29.194 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.459     ; 1.715      ;
; 29.219 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.515     ; 1.634      ;
; 29.224 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.683      ;
; 29.226 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.517     ; 1.625      ;
; 29.344 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.463     ; 1.561      ;
; 29.439 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.515     ; 1.414      ;
; 29.448 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.515     ; 1.405      ;
; 29.460 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.517     ; 1.391      ;
; 29.460 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.517     ; 1.391      ;
; 29.467 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.515     ; 1.386      ;
; 29.472 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.515     ; 1.381      ;
; 29.477 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.515     ; 1.376      ;
; 29.486 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.517     ; 1.365      ;
; 29.680 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.227      ;
; 29.737 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.170      ;
; 29.738 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.169      ;
; 29.881 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.026      ;
; 29.881 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.026      ;
; 29.881 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.026      ;
; 29.882 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 1.025      ;
; 30.087 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 0.820      ;
; 30.088 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -1.461     ; 0.819      ;
; 31.801 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.127     ; 2.994      ;
; 33.138 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.128     ; 1.656      ;
; 33.145 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.128     ; 1.649      ;
; 33.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.128     ; 1.606      ;
; 33.297 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.129     ; 1.496      ;
; 33.396 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.127     ; 1.399      ;
; 33.409 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.126     ; 1.387      ;
; 33.410 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.126     ; 1.386      ;
; 33.421 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.128     ; 1.373      ;
; 33.434 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.127     ; 1.361      ;
; 33.450 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.126     ; 1.346      ;
; 33.999 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.125     ; 0.798      ;
; 33.999 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.125     ; 0.798      ;
; 34.000 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.125     ; 0.797      ;
; 69.000 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 69.840       ; -0.072     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 60.228 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.216      ; 7.804      ;
; 60.301 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.410      ;
; 60.364 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.218      ; 7.670      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.369 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.340      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.391 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.320      ;
; 60.492 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.218      ; 7.542      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.505 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.206      ;
; 60.511 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.200      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.199      ;
; 60.541 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.216      ; 7.491      ;
; 60.545 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.218      ; 7.489      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.163      ;
; 60.557 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.218      ; 7.477      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.567 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.144      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.129      ;
; 60.583 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.218      ; 7.451      ;
; 60.619 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.218      ; 7.415      ;
; 60.638 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.073      ;
; 60.673 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.036      ;
; 60.673 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.036      ;
; 60.673 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.036      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 7.037      ;
; 60.681 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.218      ; 7.353      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.682 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.070     ; 7.027      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.946      ;
; 60.790 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.921      ;
; 60.790 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.921      ;
; 60.790 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.921      ;
; 60.792 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.919      ;
; 60.792 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.068     ; 6.919      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.082 ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; -0.023       ; 1.229      ; 0.669      ;
; -1.035 ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; -0.046       ; 1.229      ; 0.693      ;
; 0.401  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                            ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[22]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[22]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; substitute_mcu:controller|reset_n                                                                                                 ; substitute_mcu:controller|reset_n                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[0]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[0]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|from_mem[6]                                                                                             ; substitute_mcu:controller|from_mem[6]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|millisecond_counter[0]                                                                                  ; substitute_mcu:controller|millisecond_counter[0]                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow                                                     ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                        ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[1]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[1]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[21]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[21]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[3]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[3]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[2]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[2]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[1]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[1]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                     ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                        ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_ss3                                                                                                 ; substitute_mcu:controller|spi_ss3                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[3]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[3]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[11]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[11]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                           ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitAck                                                             ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitAck                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                     ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100                                                             ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|sendTriggerLoc                                                                    ; substitute_mcu:controller|io_ps2_com:mykeyboard|sendTriggerLoc                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                       ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                                 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[2]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[2]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[1] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|from_mem[4]                                                                                             ; substitute_mcu:controller|from_mem[4]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[3]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[3]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[7]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[7]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[0]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[0]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_active                                                                                              ; substitute_mcu:controller|spi_active                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|kbdrecvreg                                                                                              ; substitute_mcu:controller|kbdrecvreg                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|int_enabled                                                                                             ; substitute_mcu:controller|int_enabled                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[4]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[4]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[10]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[10]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|io_ps2_com:mymouse|sendTriggerLoc                                                                       ; substitute_mcu:controller|io_ps2_com:mymouse|sendTriggerLoc                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_write                                                                                               ; substitute_mcu:controller|spi_write                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|interrupt_controller:intcontroller|int                                                                  ; substitute_mcu:controller|interrupt_controller:intcontroller|int                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|interrupt_controller:intcontroller|pending[1]                                                           ; substitute_mcu:controller|interrupt_controller:intcontroller|pending[1]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|interrupt_controller:intcontroller|status[1]                                                            ; substitute_mcu:controller|interrupt_controller:intcontroller|status[1]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_cs_int                                                                                              ; substitute_mcu:controller|spi_cs_int                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_srtc_int                                                                                            ; substitute_mcu:controller|spi_srtc_int                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|intercept                                                                                               ; substitute_mcu:controller|intercept                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_ss2                                                                                                 ; substitute_mcu:controller|spi_ss2                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_ss4                                                                                                 ; substitute_mcu:controller|spi_ss4                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[6]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[6]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_setcs                                                                                               ; substitute_mcu:controller|spi_setcs                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|from_mem[7]                                                                                             ; substitute_mcu:controller|from_mem[7]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                            ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[15]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[15]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[14]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[14]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[16]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[16]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[2]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[2]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[5]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[5]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[8]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[8]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[12]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[12]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[0]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[0]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[19]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[19]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_ack_r                                                                                               ; substitute_mcu:controller|spi_ack_r                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_controller:spi|spi_req_r                                                                            ; substitute_mcu:controller|spi_controller:spi|spi_req_r                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[17]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[17]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|conf_data0                                                                                              ; substitute_mcu:controller|conf_data0                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[1]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[1]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                 ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|from_mem[3]                                                                                             ; substitute_mcu:controller|from_mem[3]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|from_mem[1]                                                                                             ; substitute_mcu:controller|from_mem[1]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[9]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[9]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[13]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[13]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[25]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[25]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[31]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[31]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|from_mem[0]                                                                                             ; substitute_mcu:controller|from_mem[0]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|from_mem[2]                                                                                             ; substitute_mcu:controller|from_mem[2]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD      ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[20]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[20]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[3]        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[3]        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|from_mem[5]                                                                                             ; substitute_mcu:controller|from_mem[5]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                           ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[2]        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[2]        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[18]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[18]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|carry                      ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|carry                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[23]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[23]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.384 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[2]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[2]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[3] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[1] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[3]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[3]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[2]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[3]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[3]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_add_carry          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_add_carry          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[2]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[2]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_done_int               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_done_int               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[4]         ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[4]         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[5]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[5]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[5]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[5]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[15]   ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[5]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[13]   ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[6]    ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[1]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[1]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[3]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[3]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[2]  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[2]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[1]           ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[1]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_lock_n_int             ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_lock_n_int             ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|LOCK_n                     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|LOCK_n                     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[7]    ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[4]    ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_offset[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[0]           ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[0]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[2]           ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|s2_s0_out_int[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[6]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[6]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[7]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[7]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[4]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[4]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[3]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[3]         ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[3]         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[4]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[3]  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[4]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[4] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spiclk'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.388 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.069      ;
; 0.389 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.070      ;
; 0.389 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.070      ;
; 0.390 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.071      ;
; 0.397 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.454      ; 1.081      ;
; 0.401 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.082      ;
; 0.402 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.083      ;
; 0.403 ; PCXT:guest|user_io:user_io|serial_out_rptr[0]             ; PCXT:guest|user_io:user_io|serial_out_rptr[0]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; PCXT:guest|data_io:data_io|bytecnt[0]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[0]                    ; PCXT:guest|data_io:data_io|data_ide[0]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[2]                    ; PCXT:guest|data_io:data_io|data_ide[2]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; PCXT:guest|user_io:user_io|bit_cnt[1]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; PCXT:guest|user_io:user_io|bit_cnt[2]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|user_io:user_io|cmd[7]                         ; PCXT:guest|user_io:user_io|cmd[7]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[1]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[7]                    ; PCXT:guest|data_io:data_io|data_ide[7]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[5]                    ; PCXT:guest|data_io:data_io|data_ide[5]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[3]                    ; PCXT:guest|data_io:data_io|data_ide[3]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[1]                    ; PCXT:guest|data_io:data_io|data_ide[1]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|user_io:user_io|cmd[1]                         ; PCXT:guest|user_io:user_io|cmd[1]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|user_io:user_io|cmd[2]                         ; PCXT:guest|user_io:user_io|cmd[2]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|user_io:user_io|cmd[3]                         ; PCXT:guest|user_io:user_io|cmd[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[4]                    ; PCXT:guest|data_io:data_io|data_ide[4]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|data_ide[6]                    ; PCXT:guest|data_io:data_io|data_ide[6]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|user_io:user_io|cmd[5]                         ; PCXT:guest|user_io:user_io|cmd[5]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|cnt[2]                         ; PCXT:guest|data_io:data_io|cnt[2]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; PCXT:guest|data_io:data_io|cnt[3]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.669      ;
; 0.410 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.091      ;
; 0.421 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; PCXT:guest|user_io:user_io|bit_cnt[0]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.684      ;
; 0.421 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.684      ;
; 0.421 ; PCXT:guest|data_io:data_io|cnt[0]                         ; PCXT:guest|data_io:data_io|cnt[0]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.684      ;
; 0.422 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.103      ;
; 0.432 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.113      ;
; 0.436 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[0]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.454      ; 1.120      ;
; 0.437 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.454      ; 1.121      ;
; 0.439 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.120      ;
; 0.455 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.136      ;
; 0.456 ; PCXT:guest|user_io:user_io|serial_out_rptr[5]             ; PCXT:guest|user_io:user_io|serial_out_rptr[5]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.071      ; 0.722      ;
; 0.465 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.146      ;
; 0.471 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.734      ;
; 0.475 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.738      ;
; 0.482 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[2]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.745      ;
; 0.496 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[5]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[6]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.759      ;
; 0.496 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[4]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.759      ;
; 0.497 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.760      ;
; 0.499 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; PCXT:guest|user_io:user_io|bit_cnt[1]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.762      ;
; 0.503 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.766      ;
; 0.671 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.934      ;
; 0.671 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[0]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.934      ;
; 0.677 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.941      ;
; 0.679 ; PCXT:guest|user_io:user_io|sbuf[3]                        ; PCXT:guest|user_io:user_io|sbuf[4]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.942      ;
; 0.679 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.943      ;
; 0.679 ; PCXT:guest|data_io:data_io|sbuf[4]                        ; PCXT:guest|data_io:data_io|sbuf[5]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.942      ;
; 0.680 ; PCXT:guest|user_io:user_io|sbuf[1]                        ; PCXT:guest|user_io:user_io|sbuf[2]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.943      ;
; 0.680 ; PCXT:guest|user_io:user_io|sbuf[3]                        ; PCXT:guest|user_io:user_io|spi_byte_in[4]                                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.943      ;
; 0.681 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.362      ;
; 0.682 ; PCXT:guest|data_io:data_io|sbuf[4]                        ; PCXT:guest|data_io:data_io|ioctl_filesize[21]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.945      ;
; 0.685 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[5]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.949      ;
; 0.687 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.951      ;
; 0.688 ; PCXT:guest|user_io:user_io|sbuf[4]                        ; PCXT:guest|user_io:user_io|sbuf[5]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.951      ;
; 0.693 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.957      ;
; 0.694 ; PCXT:guest|user_io:user_io|serial_out_rptr[4]             ; PCXT:guest|user_io:user_io|serial_out_rptr[4]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.071      ; 0.960      ;
; 0.696 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.960      ;
; 0.699 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.963      ;
; 0.699 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.963      ;
; 0.699 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.963      ;
; 0.700 ; PCXT:guest|user_io:user_io|serial_out_rptr[3]             ; PCXT:guest|user_io:user_io|serial_out_rptr[3]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.382      ;
; 0.701 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.965      ;
; 0.701 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.965      ;
; 0.706 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.387      ;
; 0.709 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.973      ;
; 0.709 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.390      ;
; 0.711 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; PCXT:guest|user_io:user_io|serial_out_rptr[2]             ; PCXT:guest|user_io:user_io|serial_out_rptr[2]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.975      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.976      ;
; 0.713 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.976      ;
; 0.713 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.977      ;
; 0.713 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.977      ;
; 0.713 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.394      ;
; 0.714 ; PCXT:guest|data_io:data_io|cnt[2]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.977      ;
; 0.715 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.979      ;
; 0.715 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.979      ;
; 0.717 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.980      ;
; 0.718 ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; PCXT:guest|data_io:data_io|bytecnt[3]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.981      ;
; 0.719 ; PCXT:guest|user_io:user_io|serial_out_rptr[1]             ; PCXT:guest|user_io:user_io|serial_out_rptr[1]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; PCXT:guest|user_io:user_io|byte_cnt[3]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.983      ;
; 0.720 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; PCXT:guest|user_io:user_io|byte_cnt[2]                                                                                              ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.983      ;
; 0.721 ; PCXT:guest|user_io:user_io|serial_out_rptr[0]             ; PCXT:guest|user_io:user_io|serial_out_rptr[1]                                                                                       ; spiclk       ; spiclk      ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; PCXT:guest|data_io:data_io|bytecnt[5]                                                                                               ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.984      ;
; 0.722 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.985      ;
; 0.722 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0]                                                                           ; spiclk       ; spiclk      ; 0.000        ; 0.069      ; 0.986      ;
; 0.725 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.451      ; 1.406      ;
; 0.726 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.068      ; 0.989      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                  ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[3]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[3]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[2]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[2]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[1]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[1]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsync_allow                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsync_allow                                                                                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|field                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|field                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|select         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|select                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blinkdiv      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blinkdiv                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[3]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[3]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[2]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|cursor_line                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|cursor_line                                                                                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[12]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[12]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|dbl_hsync      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|dbl_hsync                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[2]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[2]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[3]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[3]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[1]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[1]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[8]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[7]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[7]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_trig                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_trig                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[5]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[5]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|HSYNC                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|HSYNC                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|in_adj                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|in_adj                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hcc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hcc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|hcount_fast[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|hcount_fast[0]                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; PCXT:guest|clk_14_318                                                                                           ; PCXT:guest|clk_14_318                                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.473 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.573 ; PCXT:guest|mda_mode_video_ff                                                                                    ; PCXT:guest|video_monochrome_converter:video_mono|b[3]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.086      ; 3.884      ;
; 0.621 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[0]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[1]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.891      ;
; 0.636 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.293      ;
; 0.641 ; PCXT:guest|mda_mode_video_ff                                                                                    ; PCXT:guest|video_monochrome_converter:video_mono|r[3]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.086      ; 3.952      ;
; 0.641 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.298      ;
; 0.645 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[5]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[5]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[6]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[6]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[5]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[13]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[13]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[3]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[3]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[6]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[4]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[4]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[11]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[11]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[3]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[3]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[4]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[1]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[1]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[5]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[6]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[6]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[7]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[8]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[9]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.304      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[4]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[4]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_read_n_1                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_read_n_2                                                                                                   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_1                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_2                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_2                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|bus_iow_synced_l                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[7]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[7]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[4]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[5]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[10]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[10]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[7]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[7]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.303      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[2]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[2]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[0]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[0]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.650 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[7]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[7]                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.650 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.650 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.659 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.316      ;
; 0.660 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.315      ;
; 0.664 ; PCXT:guest|screen_mode_video_ff[0]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[7]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.096      ; 3.985      ;
; 0.666 ; PCXT:guest|screen_mode_video_ff[2]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[2]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.095      ; 3.986      ;
; 0.666 ; PCXT:guest|screen_mode_video_ff[1]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[5]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.096      ; 3.987      ;
; 0.666 ; PCXT:guest|screen_mode_video_ff[2]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[3]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.095      ; 3.986      ;
; 0.667 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|tandy_newcolor[0]                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|tandy_palette~32                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.322      ;
; 0.667 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[1]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|addr[1]                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.669 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blink_old[0]                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.670 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[2]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|addr[2]                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.672 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.329      ;
; 0.673 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.328      ;
; 0.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[0]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; PCXT:guest|screen_mode_video_ff[1]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[4]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.096      ; 3.996      ;
; 0.676 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.333      ;
; 0.688 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[3]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[0]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[0]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.459 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|auto_ce_pix                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.726      ;
; 0.549 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.304      ; 4.113      ;
; 0.551 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.297      ; 4.108      ;
; 0.606 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.323      ; 4.189      ;
; 0.608 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.316      ; 4.184      ;
; 0.626 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.894      ;
; 0.629 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.304      ; 4.193      ;
; 0.630 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.322      ; 4.212      ;
; 0.631 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.297      ; 4.188      ;
; 0.631 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|pixsz[0]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.898      ;
; 0.632 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.315      ; 4.207      ;
; 0.634 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.314      ; 4.208      ;
; 0.636 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.313      ; 4.209      ;
; 0.636 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.307      ; 4.203      ;
; 0.636 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[6]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.903      ;
; 0.638 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.306      ; 4.204      ;
; 0.645 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.312      ; 4.219      ;
; 0.647 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[2]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.305      ; 4.214      ;
; 0.658 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.304      ; 4.222      ;
; 0.659 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.308      ; 4.227      ;
; 0.660 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.297      ; 4.217      ;
; 0.660 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_vgaport:vga_cga|c[0]                   ; PCXT:guest|video_monochrome_converter:video_mono|b[2]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.051      ; 3.936      ;
; 0.660 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[9]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[10]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.927      ;
; 0.660 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[9]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[8]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.927      ;
; 0.661 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.301      ; 4.222      ;
; 0.661 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[9]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[9]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.928      ;
; 0.665 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[12]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[12]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.933      ;
; 0.668 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[11]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[11]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.936      ;
; 0.669 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[4]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[4]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.936      ;
; 0.670 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_b[13]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b[13]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.937      ;
; 0.670 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.937      ;
; 0.672 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_control_reg[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|address_reg_b[0]                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.026      ; 3.923      ;
; 0.686 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.323      ; 4.269      ;
; 0.686 ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_last[3]                                           ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_out[2]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[5]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[4]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.316      ; 4.264      ;
; 0.688 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[3]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[2]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_last[5]                                           ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_out[4]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; PCXT:guest|mist_video:mist_video|cofi:cofi|green_last[3]                                          ; PCXT:guest|mist_video:mist_video|cofi:cofi|green_out[2]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                      ; PCXT:guest|mist_video:mist_video|VGA_HS                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[7]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]                                                                                                                        ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[2]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[1]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.706 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[5]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[5]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[13]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[13]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[11]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[11]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[6]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[6]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[9]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[9]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.322      ; 4.292      ;
; 0.711 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.315      ; 4.287      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[10]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[10]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[12]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[12]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[14]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[14]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[8]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[8]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.314      ; 4.288      ;
; 0.715 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.323      ; 4.298      ;
; 0.716 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.313      ; 4.289      ;
; 0.716 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.307      ; 4.283      ;
; 0.717 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.316      ; 4.293      ;
; 0.718 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.306      ; 4.284      ;
; 0.727 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.312      ; 4.299      ;
; 0.729 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.305      ; 4.294      ;
; 0.731 ; PCXT:guest|mist_video:mist_video|osd:osd|hs                                                       ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[7]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[7]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_vgaport:vga_cga|c[13]                  ; PCXT:guest|video_monochrome_converter:video_mono|r[3]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.051      ; 4.010      ;
; 0.739 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.308      ; 4.307      ;
; 0.739 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.322      ; 4.321      ;
; 0.741 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.301      ; 4.302      ;
; 0.741 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.315      ; 4.316      ;
; 0.742 ; PCXT:guest|mda_mode_video_ff                                                                      ; PCXT:guest|video_monochrome_converter:video_mono|b[3]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.947      ; 3.884      ;
; 0.743 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_out                                      ; PCXT:guest|mist_video:mist_video|VGA_HS                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.011      ;
; 0.743 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.314      ; 4.317      ;
; 0.745 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.313      ; 4.318      ;
; 0.745 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.307      ; 4.312      ;
; 0.747 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.306      ; 4.313      ;
; 0.748 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.015      ;
; 0.751 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.019      ;
; 0.756 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.312      ; 4.328      ;
; 0.758 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.305      ; 4.323      ;
; 0.768 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.308      ; 4.336      ;
; 0.770 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.301      ; 4.331      ;
; 0.770 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[8]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.038      ;
; 0.772 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[10]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.040      ;
; 0.772 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[6]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.040      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|hold_request_ff_2                                                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|hold_request_ff_2                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8288:u_KF8288|strobed_write_io_port_status                                                          ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8288:u_KF8288|strobed_write_io_port_status                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][1]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][1]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[3]                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[3]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|clk_div[2]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|clk_div[2]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[7]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[7]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U22|iQ                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U22|iQ                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|reset_count[0]                                                                                                                                    ; PCXT:guest|reset_count[0]                                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ByteSync[0]                                                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ByteSync[0]                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][2]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][2]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[1]                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[1]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U23|iQ                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U23|iQ                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_load_state.00011                                                                                                                             ; PCXT:guest|bios_load_state.00011                                                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|Serial_STM[0]                                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|Serial_STM[0]                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[10] ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][3]                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][3]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|clk_uart2_counter[2]                                                                                                                              ; PCXT:guest|clk_uart2_counter[2]                                                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[1]                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[1]                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|read_wait_count[0]                                                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|read_wait_count[0]                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[15] ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[15] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|output_highst_address                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|output_highst_address                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|alarm_interrupt                                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|alarm_interrupt                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|reoutput_high_address                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|reoutput_high_address                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|irq                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|irq                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[3]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[3]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[2]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[2]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dack_sense_active_high                 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dack_sense_active_high                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|intr_a_mode2_read_reg                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|intr_a_mode2_read_reg                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_access_address[8]                                                                                                                            ; PCXT:guest|bios_access_address[8]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_state.SEC_SECOND_IN_PROGRESS                                                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_state.SEC_SECOND_IN_PROGRESS                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|intr_a_mode2_write_reg                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port_C:u_Port_C|intr_a_mode2_write_reg                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[0]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[0]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|user_io:user_io|status[27]                                                                                                                        ; PCXT:guest|user_io:user_io|status[27]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|terminal_count                         ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|terminal_count                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_wait                                                                                              ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_wait                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Priority_Encoder:u_Priority_Encoder|mask_register[2]                           ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Priority_Encoder:u_Priority_Encoder|mask_register[2]                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[5]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[5]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U4|iQ                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U4|iQ                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|Tandy_Scancode_Converter:u_Tandy_Scancode_Converter|e0                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|Tandy_Scancode_Converter:u_Tandy_Scancode_Converter|e0                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[0]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[0]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[3]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[3]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[1]                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[1]                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[0]                               ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|state[0]                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_access_address[0]                                                                                                                            ; PCXT:guest|bios_access_address[0]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[8]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[8]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|clk_9_54                                                                                                                                          ; PCXT:guest|clk_9_54                                                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[3]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[3]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[1]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[1]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[1]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_load_state.00010                                                                                                                             ; PCXT:guest|bios_load_state.00010                                                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[6]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[6]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_to_cpu                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_to_cpu                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[4]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_timeout[0]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_timeout[0]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_load_state.00000                                                                                                                             ; PCXT:guest|bios_load_state.00000                                                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|ide:ide|dev[0]                                                                                                                                    ; PCXT:guest|ide:ide|dev[0]                                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|byte_pointer         ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|byte_pointer         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|Tandy_Scancode_Converter:u_Tandy_Scancode_Converter|e0_temp                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|Tandy_Scancode_Converter:u_Tandy_Scancode_Converter|e0_temp                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|initilized_sdram                                                                                                      ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|initilized_sdram                                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_access_address[3]                                                                                                                            ; PCXT:guest|bios_access_address[3]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|user_io:user_io|rtc[0]                                                                                                                            ; PCXT:guest|user_io:user_io|rtc[0]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_state.SEC_UPDATE_IN_PROGRESS                                                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|sec_state.SEC_UPDATE_IN_PROGRESS                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|user_io:user_io|status[26]                                                                                                                        ; PCXT:guest|user_io:user_io|status[26]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|hold_request                           ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|hold_request                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|user_io:user_io|status[24]                                                                                                                        ; PCXT:guest|user_io:user_io|status[24]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_dayofmonth[4]                                                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_dayofmonth[4]                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|io_write_n_out                         ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|io_write_n_out                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|DRQ0                                                                                                                            ; PCXT:guest|CHIPSET:u_CHIPSET|DRQ0                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|prev_counter_gate                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|prev_counter_gate                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[9]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[9]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[11]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[11]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[10]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_1|count[10]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_access_address[5]                                                                                                                            ; PCXT:guest|bios_access_address[5]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|pause_core                                                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|pause_core                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[1]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[1]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_access_address[9]                                                                                                                            ; PCXT:guest|bios_access_address[9]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|tandy_pcjr_joy:joysticks|joy0_x_r[0]                                                                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|tandy_pcjr_joy:joysticks|joy0_x_r[0]                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[13] ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[13] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|user_io:user_io|status[28]                                                                                                                        ; PCXT:guest|user_io:user_io|status[28]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[4]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[4]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[6]                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_century[6]                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|periodic_interrupt                                                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|periodic_interrupt                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Address_And_Count_Registers:u_Address_And_Count_Registers|transfer_address[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|memory_read_n                          ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|memory_read_n                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|bios_access_address[4]                                                                                                                            ; PCXT:guest|bios_access_address[4]                                                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[0]                  ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[0]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|user_io:user_io|status[3]                                                                                                                         ; PCXT:guest|user_io:user_io|status[3]                                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCXT:guest|user_io:user_io|status[30]                                                                                                                        ; PCXT:guest|user_io:user_io|status[30]                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[3]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[3]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[2]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[2]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[3]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[3]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[4]                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[4]                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4|parity   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2c|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2c|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2d|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2d|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_parity                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_parity                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.idle                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.idle                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_start_bit              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_start_bit                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.432 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.419      ; 1.081      ;
; 0.441 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.419      ; 1.090      ;
; 0.443 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 1.089      ;
; 0.452 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Break_ITR                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.105      ;
; 0.478 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Frame_ER                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.131      ;
; 0.479 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.744      ;
; 0.490 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 1.136      ;
; 0.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.idle                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.778      ;
; 0.589 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[3]                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.855      ;
; 0.616 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.881      ;
; 0.621 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.887      ;
; 0.621 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.887      ;
; 0.621 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.887      ;
; 0.623 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.889      ;
; 0.623 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.889      ;
; 0.632 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.897      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.915      ;
; 0.650 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_parity                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.916      ;
; 0.652 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|D_RDY                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.918      ;
; 0.660 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|sTX                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.925      ;
; 0.664 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.idle                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.929      ;
; 0.669 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.935      ;
; 0.672 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.938      ;
; 0.694 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[2]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[2]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[8]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[8]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.961      ;
; 0.698 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[6]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[6]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[3]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[3]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[4]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[4]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[7]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[7]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[1]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[1]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.967      ;
; 0.703 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Parity_ER                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.356      ;
; 0.710 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[4]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[8]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[15] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[15]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[7]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.979      ;
; 0.719 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|iQ                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.986      ;
; 0.724 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iTC                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.990      ;
; 0.726 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_start_bit                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.992      ;
; 0.728 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iTC                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.994      ;
; 0.730 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.996      ;
; 0.754 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.020      ;
; 0.757 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_start_bit              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.023      ;
; 0.772 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[3]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.038      ;
; 0.772 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|srst_r                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.038      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.417 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.473 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.479 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.501 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.511 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.089      ; 0.866      ;
; 0.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.089      ; 0.866      ;
; 0.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.089      ; 0.866      ;
; 0.582 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.089      ; 0.866      ;
; 0.583 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.089      ; 0.867      ;
; 0.585 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.089      ; 0.869      ;
; 0.599 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.633 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.645 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.653 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.667 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.685 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.832 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.099      ;
; 0.837 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.104      ;
; 0.854 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.121      ;
; 0.868 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.868 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.253      ;
; 0.870 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.871 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.256      ;
; 0.875 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.896 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.163      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 0.955 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.340      ;
; 1.011 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.493      ; 1.699      ;
; 1.039 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.303      ;
; 1.091 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.493      ; 1.779      ;
; 1.094 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.493      ; 1.782      ;
; 1.094 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.493      ; 1.782      ;
; 1.097 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.493      ; 1.785      ;
; 1.099 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.493      ; 1.787      ;
; 1.100 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.493      ; 1.788      ;
; 1.112 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.382      ;
; 1.149 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.413      ;
; 1.165 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.431      ;
; 1.171 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.437      ;
; 1.181 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.448      ;
; 1.185 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.452      ;
; 1.202 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.469      ;
; 1.217 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.481      ;
; 1.218 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.482      ;
; 1.218 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.482      ;
; 1.220 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.484      ;
; 1.235 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.502      ;
; 1.255 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.521      ;
; 1.257 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.523      ;
; 1.262 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.528      ;
; 1.264 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.530      ;
; 1.266 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.532      ;
; 1.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.534      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.664      ;
; 1.293 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.298 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.565      ;
; 1.301 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.567      ;
; 1.361 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.628      ;
; 1.382 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.767      ;
; 1.389 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.656      ;
; 1.407 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.674      ;
; 1.429 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.696      ;
; 1.467 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.734      ;
; 1.527 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.068      ; 1.790      ;
; 1.543 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.171      ; 1.928      ;
; 1.597 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.864      ;
; 1.600 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.867      ;
; 1.600 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.068      ; 1.863      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.417  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 3.967  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.008     ; 0.760      ;
; 3.968  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.008     ; 0.761      ;
; 4.142  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.009     ; 0.934      ;
; 4.143  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.009     ; 0.935      ;
; 4.143  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.009     ; 0.935      ;
; 4.143  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.009     ; 0.935      ;
; 4.325  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.009     ; 1.117      ;
; 4.327  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.009     ; 1.119      ;
; 4.363  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.009     ; 1.155      ;
; 4.469  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.066     ; 1.204      ;
; 4.473  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.068     ; 1.206      ;
; 4.474  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.066     ; 1.209      ;
; 4.475  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.066     ; 1.210      ;
; 4.487  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.068     ; 1.220      ;
; 4.489  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.068     ; 1.222      ;
; 4.500  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.066     ; 1.235      ;
; 4.507  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.066     ; 1.242      ;
; 4.646  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.010     ; 1.437      ;
; 4.651  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.008     ; 1.444      ;
; 4.683  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.006     ; 1.478      ;
; 4.702  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.064     ; 1.439      ;
; 4.753  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.068     ; 1.486      ;
; 4.768  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.064     ; 1.505      ;
; 4.769  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.066     ; 1.504      ;
; 4.879  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.008     ; 1.672      ;
; 4.930  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.064     ; 1.667      ;
; 4.946  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.066     ; 1.681      ;
; 5.463  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -1.025     ; 2.239      ;
; 35.428 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.017      ; 0.740      ;
; 35.428 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.017      ; 0.740      ;
; 35.428 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.017      ; 0.740      ;
; 35.858 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.015      ; 1.168      ;
; 35.877 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.015      ; 1.187      ;
; 35.893 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.013      ; 1.201      ;
; 35.902 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.015      ; 1.212      ;
; 35.906 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.015      ; 1.216      ;
; 35.909 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.015      ; 1.219      ;
; 36.061 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.013      ; 1.369      ;
; 36.063 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.013      ; 1.371      ;
; 36.078 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.013      ; 1.386      ;
; 36.086 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.013      ; 1.394      ;
; 37.283 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.048      ; 2.626      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdramclk'                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 4.036 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke         ; DRAM_CKE      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.709      ; 3.321      ;
; 4.439 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[7]  ; DRAM_ADDR[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.716      ; 3.731      ;
; 4.646 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[10] ; DRAM_ADDR[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.694      ; 3.916      ;
; 4.729 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[1]  ; DRAM_ADDR[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.716      ; 4.021      ;
; 4.761 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cs          ; DRAM_CS_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.700      ; 4.037      ;
; 4.769 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ras         ; DRAM_RAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.700      ; 4.045      ;
; 4.816 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[4]  ; DRAM_ADDR[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.716      ; 4.108      ;
; 4.876 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[0]  ; DRAM_ADDR[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.716      ; 4.168      ;
; 4.908 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[0]       ; DRAM_BA[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.709      ; 4.193      ;
; 4.932 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[2]  ; DRAM_ADDR[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.716      ; 4.224      ;
; 4.945 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[1]       ; DRAM_BA[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.709      ; 4.230      ;
; 4.966 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_we          ; DRAM_WE_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.700      ; 4.242      ;
; 4.983 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[5]  ; DRAM_ADDR[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.716      ; 4.275      ;
; 5.022 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[6]  ; DRAM_ADDR[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.709      ; 4.307      ;
; 5.034 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[8]  ; DRAM_ADDR[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.709      ; 4.319      ;
; 5.104 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[3]  ; DRAM_ADDR[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.716      ; 4.396      ;
; 5.190 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cas         ; DRAM_CAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.700      ; 4.466      ;
; 5.219 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[11] ; DRAM_ADDR[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.709      ; 4.504      ;
; 5.265 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[9]  ; DRAM_ADDR[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.709      ; 4.550      ;
; 5.266 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.537      ;
; 5.388 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[7]   ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.659      ;
; 5.438 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[3]   ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.709      ;
; 5.486 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.757      ;
; 5.486 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.757      ;
; 5.496 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.767      ;
; 5.503 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.774      ;
; 5.514 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.785      ;
; 5.514 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.785      ;
; 5.517 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.788      ;
; 5.517 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.788      ;
; 5.521 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.792      ;
; 5.521 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.792      ;
; 5.558 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[6]   ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.829      ;
; 5.661 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.932      ;
; 5.671 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.942      ;
; 5.679 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 4.950      ;
; 5.735 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[4]   ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 5.006      ;
; 5.850 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 5.121      ;
; 5.850 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 5.121      ;
; 5.867 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[0]   ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 5.138      ;
; 5.878 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[1]   ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 5.149      ;
; 6.041 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[5]   ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 5.312      ;
; 6.229 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[2]   ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.695      ; 5.500      ;
; 6.429 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.696      ; 5.701      ;
; 6.449 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.696      ; 5.721      ;
; 6.779 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.696      ; 6.051      ;
; 6.799 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.696      ; 6.071      ;
; 6.800 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.696      ; 6.072      ;
; 6.820 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 2.696      ; 6.092      ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spiclk'                                                                                                                                                                                ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                   ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.071 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.680      ; 5.195      ;
; 3.284 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[3]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.649      ; 4.951      ;
; 3.284 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[2]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.649      ; 4.951      ;
; 3.284 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[0]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.649      ; 4.951      ;
; 3.284 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|rst0                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.649      ; 4.951      ;
; 3.284 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[1]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.649      ; 4.951      ;
; 3.333 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.917      ;
; 3.333 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.917      ;
; 3.333 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|rst2                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.917      ;
; 3.333 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.664      ; 4.917      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[5]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[1]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[8]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[4]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[6]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[0]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[7]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.352 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[9]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.656      ; 4.890      ;
; 3.525 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|SPI_MISO~en                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.697        ; 1.766      ; 4.850      ;
; 3.527 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.658      ; 4.717      ;
; 3.594 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.670      ; 4.662      ;
; 3.594 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.670      ; 4.662      ;
; 3.594 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.670      ; 4.662      ;
; 3.594 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.670      ; 4.662      ;
; 3.594 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.670      ; 4.662      ;
; 3.613 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[6]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.650      ; 4.623      ;
; 3.613 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.650      ; 4.623      ;
; 3.613 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.650      ; 4.623      ;
; 3.613 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[4]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.650      ; 4.623      ;
; 3.613 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.650      ; 4.623      ;
; 3.613 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.650      ; 4.623      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[9] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.675 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.669      ; 4.580      ;
; 3.694 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.545      ;
; 3.694 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.545      ;
; 3.694 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.545      ;
; 3.694 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_transfer_end_r             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.545      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[3]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[1]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[2]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[4]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[0]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[7]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[6]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.755 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[5]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.653      ; 4.484      ;
; 3.782 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|reg_do~en                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.697        ; 1.768      ; 4.595      ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                    ;
+-------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.335 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_ff                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 5.038      ;
; 4.335 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu                                                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 5.038      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[14]                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[13]                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[12]                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[11]                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[10]                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[9]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[8]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[7]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[6]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[5]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[4]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[3]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[2]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[1]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[0]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.026 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_count[15]                                                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.628     ; 4.347      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[7]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.408      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U4|iQ                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U28c|iQ                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u20|Q[1]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U28a|Q1                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U28a|Q0                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U3|Q1                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|buffered_mode_config                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.409      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U3|Q0                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U11|Q1                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[5]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.408      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U11|Q1                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U28b|Q1                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[1]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.409      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|prev_read_counter                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.406      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u12|Q[0]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[2]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.408      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[6]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.408      ;
; 5.562 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u12|Q[1]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 4.402      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[0]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|cascade_device_config[4]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u24|Q[2]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.388      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u37|Q[1]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U28b|Q0                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 4.402      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|cascade_device_config[7]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[1]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U35a|iQ                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.383      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[0]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart_interrupt                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[10]          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[2]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[8]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u21|Q[6]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.388      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U28b|Q1                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 4.402      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[5]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|call_address_interval_4_or_8_config   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[3]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U28a|Q0                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 4.402      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[3]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[6]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U11|Q0                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.383      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U28b|Q0                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.383      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[0]             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.407      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[1]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[4]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det_XCD:U35a|iQ                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.383      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[4]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.385      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|keybord_interrupt                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[2]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[6]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.385      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[5]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.385      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[1]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 4.409      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|u8086_or_mcs80_config                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|buffered_master_or_slave_config       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_preset[6]                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.407      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[3]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.385      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u37|Q[2]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|cascade_device_config[1]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.405      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[12]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 4.403      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U11|Q0                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 4.383      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[13]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 4.403      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[2]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.385      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[14]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 4.403      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_preset[7]                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.407      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[15]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 4.403      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Bus_Control_Logic:u_Bus_Control_Logic|prev_write_enable_n           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.405      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Bus_Control_Logic:u_Bus_Control_Logic|internal_data_bus[4]          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.405      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|cascade_device_config[6]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[3]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.385      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.408      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[1]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u24|Q[0]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.385      ;
; 5.563 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart_interrupt_ff                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 4.406      ;
+-------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[4]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.026      ;
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.016      ;
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.016      ;
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[1]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.026      ;
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[2]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.026      ;
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[0]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.026      ;
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[3]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.026      ;
; 15.895 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.026      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[22]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[24]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[25]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[21]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[15]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[23]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[19]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[29]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[17]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[28]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[27]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[26]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[16]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[20]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.896 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[18]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.010      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[10]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[3]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[11]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[13]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[1]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[5]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[4]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[2]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[12]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[0]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_req_r         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.002      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_WAIT  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.002      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[9]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[8]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.002      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.setpc                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.095     ; 4.002      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[7]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[14]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.904 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[6]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.001      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss4                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_cs_int                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|conf_data0                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_c                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_write                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.006      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|intercept                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.006      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 4.002      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[1]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|int_enabled                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.006      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_srtc_int                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg2[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.996      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[1]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_setcs                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.006      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[5]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[3]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss2                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 4.002      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.093     ; 4.003      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.093     ; 4.003      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|kbdrecvreg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.006      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[4]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_active                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 4.006      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_z                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.099     ; 3.997      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|busyflag                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss3                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_tmp                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.996      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg1[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.996      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 4.000      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.996      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_reg                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.996      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.999      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.905 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.998      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[0]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.993      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_gpr                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.995      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.996      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[10]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.996      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.101     ; 3.992      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.995      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.993      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.995      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[6]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 3.993      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.101     ; 3.992      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 3.995      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[2]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.996      ;
; 15.908 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.101     ; 3.992      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spiclk'                                                                                                                                                                                 ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                   ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.319 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|reg_do~en                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.046        ; 2.284      ; 3.934      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[2]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[4]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[5]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[3]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[6]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[1]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[0]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.373 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[7]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.843      ;
; 1.424 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.894      ;
; 1.424 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.894      ;
; 1.424 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_transfer_end_r             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.894      ;
; 1.424 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.162      ; 3.894      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[9] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.448 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 3.935      ;
; 1.507 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|SPI_MISO~en                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.046        ; 2.282      ; 4.120      ;
; 1.522 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[6]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.159      ; 3.989      ;
; 1.522 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.159      ; 3.989      ;
; 1.522 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.159      ; 3.989      ;
; 1.522 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.159      ; 3.989      ;
; 1.522 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.159      ; 3.989      ;
; 1.522 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[4]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.159      ; 3.989      ;
; 1.545 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 4.032      ;
; 1.545 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 4.032      ;
; 1.545 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 4.032      ;
; 1.545 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 4.032      ;
; 1.545 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.179      ; 4.032      ;
; 1.588 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.168      ; 4.064      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[9]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[8]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[5]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[4]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[7]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[1]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[0]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.690 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[6]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.165      ; 4.163      ;
; 1.727 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|rst2                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.173      ; 4.208      ;
; 1.727 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.173      ; 4.208      ;
; 1.727 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.173      ; 4.208      ;
; 1.727 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.173      ; 4.208      ;
; 1.769 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[2]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.158      ; 4.235      ;
; 1.769 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|rst0                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.158      ; 4.235      ;
; 1.769 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[1]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.158      ; 4.235      ;
; 1.769 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[3]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.158      ; 4.235      ;
; 1.769 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[0]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.158      ; 4.235      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
; 1.935 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 2.190      ; 4.433      ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.165 ; PCXT:guest|user_io:user_io|but_sw[1] ; PCXT:guest|reset                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 2.936      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00010                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[7]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00001                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00000                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[5]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00011                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[5]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[3]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[2]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[0]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_request                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[4]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[3]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[1]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[2]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.612 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[6]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.893      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[11]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[5]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[9]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[7]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[13]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.893      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[10]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[12]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.893      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[7]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[5]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[3]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[2]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[0]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|prev_no_command_state                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|access_ready                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[4]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.893      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[8]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.893      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.894      ;
; 2.613 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[0]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.895      ;
; 2.614 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[0]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.890      ;
; 2.614 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[6]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.890      ;
; 2.614 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[4]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.890      ;
; 2.614 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[1]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.890      ;
; 2.614 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[7]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.890      ;
; 2.614 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|read_wait_count[0]                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.887      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.900      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.618 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.904      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[6]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.897      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[4]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.897      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[1]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.897      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[6]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.894      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.894      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[7]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.894      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.897      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.894      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.894      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.895      ;
; 2.619 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.894      ;
; 2.620 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[15] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.911      ;
; 2.620 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[12] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.911      ;
; 2.620 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[13] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.911      ;
; 2.620 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[14] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.911      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.621 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.624 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[14]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.905      ;
; 2.624 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[15]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.905      ;
; 2.624 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[2]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.905      ;
; 2.624 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[16]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.905      ;
; 2.624 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_protect_flag[1]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.904      ;
; 2.624 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_protect_flag[0]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.904      ;
; 2.624 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[1]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.905      ;
; 2.627 ; PCXT:guest|reset_sdram               ; PCXT:guest|tandy_bios_write                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.891      ;
; 2.629 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.896      ;
; 2.634 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[6]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.916      ;
; 2.634 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state[3]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.916      ;
; 2.634 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state[0]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.916      ;
; 2.634 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.916      ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.686      ;
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.686      ;
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|mosi                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.689      ;
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.689      ;
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sck                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.689      ;
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.689      ;
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.686      ;
; 3.427 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.689      ;
; 3.428 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.687      ;
; 3.428 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.687      ;
; 3.428 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|w_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.687      ;
; 3.428 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.687      ;
; 3.428 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.w_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.687      ;
; 3.428 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.w_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.687      ;
; 3.428 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.687      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[6]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.679      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_gpr                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.682      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[4]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[8]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.679      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[8]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.682      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[1]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.679      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[3]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.679      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[8]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.682      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[1]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.679      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[10]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.681      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[7]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.679      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.682      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.682      ;
; 3.439 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[0]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[5]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.678      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[9]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[0]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[11]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[2]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[4]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.678      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[2]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.678      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[7]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[7]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.678      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[10]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[5]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[0]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[5]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[3]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.682      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_pc                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.678      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.678      ;
; 3.440 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg2[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.682      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_tmp                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.682      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg1[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.682      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[4]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_z                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.682      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.684      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.682      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[5]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.685      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_reg                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.682      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.684      ;
; 3.442 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.684      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_cs_int                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.685      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss2                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.685      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[7]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|kbdrecvreg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.693      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[4]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_setcs                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.693      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|int_enabled                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.693      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_write                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.693      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss3                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.685      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_srtc_int                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.685      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|intercept                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.693      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[13]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_active                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.693      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[8]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss4                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.685      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[9]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[14]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[10]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[3]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
; 3.443 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[11]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.687      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 26.829 ns




+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 1.038  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 2.179  ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 3.853  ; 0.000         ;
; spiclk                                                                                                           ; 4.674  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 4.794  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 5.972  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 13.179 ; 0.000         ;
; sdramclk                                                                                                         ; 13.817 ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 30.289 ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 64.305 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; -0.501 ; -0.501        ;
; spiclk                                                                                                           ; 0.158  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 0.161  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 0.167  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 0.178  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 0.186  ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 0.186  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.193  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.193  ; 0.000         ;
; sdramclk                                                                                                         ; 3.774  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; spiclk                                                ; 5.025  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 7.344  ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 17.849 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; spiclk                                                ; 0.402 ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 1.072 ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 1.729 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.748   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 4.759   ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 8.396   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 9.721   ; 0.000         ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 9.723   ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; 9.971   ; 0.000         ;
; sdramclk                                                                                                         ; 9.971   ; 0.000         ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 17.139  ; 0.000         ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 33.614  ; 0.000         ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.668  ; 0.000         ;
; clk_12                                                                                                           ; 41.080  ; 0.000         ;
; spiclk                                                                                                           ; 166.331 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.038 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[24]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.772     ; 0.611      ;
; 1.199 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[12]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.773     ; 0.449      ;
; 1.271 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[26]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.376      ;
; 1.272 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[3]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.375      ;
; 1.272 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[9]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.375      ;
; 1.272 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[6]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.375      ;
; 1.273 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.374      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[5]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[18]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[20]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[14]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[4]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.274 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[10]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.373      ;
; 1.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[22]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.372      ;
; 1.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[16]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.372      ;
; 1.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[11]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.372      ;
; 1.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[7]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.372      ;
; 1.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[13]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.372      ;
; 1.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[8]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.774     ; 0.372      ;
; 1.453 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[19]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.592     ; 0.376      ;
; 1.454 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[27]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.592     ; 0.375      ;
; 1.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[15]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.592     ; 0.374      ;
; 1.455 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[17]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.592     ; 0.374      ;
; 1.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[21]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.592     ; 0.373      ;
; 1.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[23]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.592     ; 0.373      ;
; 1.456 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[25]                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.494        ; -0.592     ; 0.373      ;
; 7.752 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.071     ; 2.094      ;
; 8.010 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.246     ; 1.470      ;
; 8.264 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.071     ; 1.391      ;
; 8.572 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 1.300      ;
; 8.592 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 1.280      ;
; 8.599 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.328      ;
; 8.645 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 1.227      ;
; 8.655 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 1.217      ;
; 8.683 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.244      ;
; 8.698 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.062     ; 1.157      ;
; 8.755 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.172      ;
; 8.766 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.161      ;
; 8.810 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.117      ;
; 8.819 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.108      ;
; 8.828 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.099      ;
; 8.830 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.097      ;
; 8.831 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.096      ;
; 8.838 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.089      ;
; 8.857 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 1.066      ;
; 8.859 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 1.064      ;
; 8.860 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 1.063      ;
; 8.861 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.066      ;
; 8.865 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 1.058      ;
; 8.867 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 1.056      ;
; 8.868 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 1.055      ;
; 8.869 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 1.054      ;
; 8.902 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.025      ;
; 8.907 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.020      ;
; 8.907 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.020      ;
; 8.919 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 1.008      ;
; 8.945 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.041     ; 0.978      ;
; 8.947 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 0.980      ;
; 8.979 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 0.948      ;
; 8.994 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 0.933      ;
; 9.049 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 0.878      ;
; 9.055 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 0.872      ;
; 9.064 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                                ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.037     ; 0.863      ;
; 9.066 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.859      ;
; 9.068 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.857      ;
; 9.070 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.855      ;
; 9.073 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.852      ;
; 9.078 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.847      ;
; 9.080 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.845      ;
; 9.086 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.040     ; 0.838      ;
; 9.088 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.040     ; 0.836      ;
; 9.088 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.040     ; 0.836      ;
; 9.089 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.040     ; 0.835      ;
; 9.092 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.138      ; 1.010      ;
; 9.093 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.138      ; 1.009      ;
; 9.095 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.138      ; 1.007      ;
; 9.096 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.038     ; 0.830      ;
; 9.098 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.138      ; 1.004      ;
; 9.098 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.138      ; 1.004      ;
; 9.101 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.138      ; 1.001      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.110 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.762      ;
; 9.148 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.035     ; 0.781      ;
; 9.156 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.769      ;
; 9.167 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.758      ;
; 9.170 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.040     ; 0.754      ;
; 9.184 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; 0.138      ; 0.918      ;
; 9.240 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.039     ; 0.685      ;
; 9.286 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.586      ;
; 9.286 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.586      ;
; 9.286 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                             ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 9.977        ; -0.092     ; 0.586      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                    ; Launch Clock                                                                                                     ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.179  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[15] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.501      ; 0.723      ;
; 2.194  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[20] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.509      ; 0.716      ;
; 2.210  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.508      ; 0.699      ;
; 2.228  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[14] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.509      ; 0.682      ;
; 2.242  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[19] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.501      ; 0.660      ;
; 2.264  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[26] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.509      ; 0.646      ;
; 2.268  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[17] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.501      ; 0.634      ;
; 2.271  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.504      ; 0.634      ;
; 2.271  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.509      ; 0.639      ;
; 2.274  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[25] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.501      ; 0.628      ;
; 2.275  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[23] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.501      ; 0.627      ;
; 2.280  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[18] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.509      ; 0.630      ;
; 2.282  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[22] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.509      ; 0.628      ;
; 2.290  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[21] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.501      ; 0.612      ;
; 2.294  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[16] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.509      ; 0.616      ;
; 2.360  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.504      ; 0.545      ;
; 2.435  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.505      ; 0.471      ;
; 2.437  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.505      ; 0.469      ;
; 2.443  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[27] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.501      ; 0.459      ;
; 2.445  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.507      ; 0.463      ;
; 2.447  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.507      ; 0.461      ;
; 2.448  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.507      ; 0.460      ;
; 2.449  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.505      ; 0.457      ;
; 2.450  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.505      ; 0.456      ;
; 2.459  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.507      ; 0.449      ;
; 2.460  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[24] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.507      ; 0.448      ;
; 2.460  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.507      ; 0.448      ;
; 2.535  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|tx_reg[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 2.494        ; 0.507      ; 0.373      ;
; 12.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a2~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.604     ; 3.425      ;
; 12.461 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 3.366      ;
; 12.514 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a4~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 3.313      ;
; 12.599 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a22~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.616     ; 3.222      ;
; 12.611 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.609     ; 3.217      ;
; 12.661 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a0~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.609     ; 3.167      ;
; 12.668 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.605     ; 3.164      ;
; 12.674 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a28~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.606     ; 3.157      ;
; 12.724 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a2~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.604     ; 3.109      ;
; 12.730 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.616     ; 3.091      ;
; 12.751 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a4~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 3.076      ;
; 12.769 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.614     ; 3.054      ;
; 12.777 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 3.050      ;
; 12.797 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a1~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.609     ; 3.031      ;
; 12.811 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a8~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.603     ; 3.023      ;
; 12.838 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a22~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.616     ; 2.983      ;
; 12.911 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a28~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.606     ; 2.920      ;
; 12.918 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a7~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.613     ; 2.906      ;
; 12.920 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.608     ; 2.909      ;
; 12.928 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.609     ; 2.900      ;
; 12.938 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a31~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 2.889      ;
; 12.954 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a9~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.606     ; 2.877      ;
; 12.969 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.616     ; 2.852      ;
; 12.969 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a26~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.601     ; 2.867      ;
; 12.978 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a0~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.609     ; 2.850      ;
; 12.984 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.605     ; 2.848      ;
; 13.003 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a23~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.612     ; 2.822      ;
; 13.056 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a19~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 2.771      ;
; 13.072 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a13~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.609     ; 2.756      ;
; 13.086 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a20~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.604     ; 2.747      ;
; 13.092 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a30~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.615     ; 2.730      ;
; 13.100 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a12~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.598     ; 2.739      ;
; 13.117 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.604     ; 2.716      ;
; 13.128 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a8~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.603     ; 2.706      ;
; 13.170 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a25~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.608     ; 2.659      ;
; 13.211 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a11~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.600     ; 2.626      ;
; 13.237 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[0]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.608     ; 2.592      ;
; 13.250 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.618     ; 2.569      ;
; 13.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a1~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.613     ; 2.545      ;
; 13.285 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a26~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[2]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.601     ; 2.551      ;
; 13.293 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a27~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 2.534      ;
; 13.310 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.603     ; 2.524      ;
; 13.323 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a20~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.604     ; 2.510      ;
; 13.331 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a30~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.615     ; 2.491      ;
; 13.337 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a12~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[4]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.598     ; 2.502      ;
; 13.343 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a29~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.608     ; 2.486      ;
; 13.399 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a7~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.617     ; 2.421      ;
; 13.419 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a31~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.614     ; 2.404      ;
; 13.429 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a14~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 2.398      ;
; 13.436 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a9~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 2.391      ;
; 13.484 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a23~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[7]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.616     ; 2.337      ;
; 13.549 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a19~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.614     ; 2.274      ;
; 13.554 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a21~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.606     ; 2.277      ;
; 13.569 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a13~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.613     ; 2.255      ;
; 13.575 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a17~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.602     ; 2.260      ;
; 13.581 ; PCXT:guest|screen_mode_video_ff[1]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_b_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.083      ; 3.961      ;
; 13.603 ; PCXT:guest|screen_mode_video_ff[1]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_a_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.083      ; 3.939      ;
; 13.614 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.608     ; 2.215      ;
; 13.621 ; PCXT:guest|screen_mode_video_ff[0]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_b_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.083      ; 3.921      ;
; 13.643 ; PCXT:guest|screen_mode_video_ff[0]                                                                                                                                                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|altsyncram:scan_ram_a_rtl_0|altsyncram_me81:auto_generated|ram_block1a0~porta_datain_reg0                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; 0.083      ; 3.899      ;
; 13.652 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a25~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.612     ; 2.173      ;
; 13.668 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a14~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[6]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 2.159      ;
; 13.704 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a11~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.604     ; 2.129      ;
; 13.786 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a27~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.614     ; 2.037      ;
; 13.803 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[3]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.607     ; 2.027      ;
; 13.840 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a29~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.612     ; 1.985      ;
; 13.852 ; PCXT:guest|video_monochrome_converter:video_mono|mono[5]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.133     ; 3.452      ;
; 14.005 ; PCXT:guest|video_monochrome_converter:video_mono|mono[4]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.133     ; 3.299      ;
; 14.008 ; PCXT:guest|video_monochrome_converter:video_mono|mono[4]                                                                                                                                                     ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.133     ; 3.296      ;
; 14.051 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a21~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[5]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.610     ; 1.776      ;
; 14.057 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a17~portb_address_reg0                                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|attr_byte[1]                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -1.606     ; 1.774      ;
; 14.111 ; PCXT:guest|video_monochrome_converter:video_mono|g1[3]                                                                                                                                                       ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 17.460       ; -0.142     ; 3.184      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.853  ; PCXT:guest|data_io:data_io|reg_do~en                                          ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -1.215     ; 1.500      ;
; 4.027  ; PCXT:guest|user_io:user_io|SPI_MISO~en                                        ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -1.216     ; 1.325      ;
; 4.490  ; PCXT:guest|user_io:user_io|SPI_MISO~reg0                                      ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -1.206     ; 0.872      ;
; 4.661  ; PCXT:guest|data_io:data_io|reg_do                                             ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; -1.206     ; 0.701      ;
; 5.527  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|mosi                              ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.332      ; 1.455      ;
; 5.562  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|mosi                              ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.332      ; 1.443      ;
; 5.689  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.319      ; 1.280      ;
; 5.689  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.319      ; 1.280      ;
; 5.689  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.319      ; 1.280      ;
; 5.689  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.319      ; 1.280      ;
; 5.689  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.319      ; 1.280      ;
; 5.696  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.332      ; 1.286      ;
; 5.696  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.332      ; 1.286      ;
; 5.696  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.332      ; 1.286      ;
; 5.705  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.321      ; 1.266      ;
; 5.705  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.321      ; 1.266      ;
; 5.705  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.321      ; 1.266      ;
; 5.705  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.321      ; 1.266      ;
; 5.705  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.321      ; 1.266      ;
; 5.705  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.321      ; 1.266      ;
; 5.804  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.319      ; 1.188      ;
; 5.804  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.319      ; 1.188      ;
; 5.804  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.319      ; 1.188      ;
; 5.804  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.319      ; 1.188      ;
; 5.804  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.319      ; 1.188      ;
; 5.810  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.332      ; 1.195      ;
; 5.810  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.332      ; 1.195      ;
; 5.810  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.332      ; 1.195      ;
; 5.811  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.321      ; 1.183      ;
; 5.811  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.321      ; 1.183      ;
; 5.811  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.321      ; 1.183      ;
; 5.811  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[2]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.321      ; 1.183      ;
; 5.811  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.321      ; 1.183      ;
; 5.811  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                       ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.321      ; 1.183      ;
; 6.632  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sck                               ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.628        ; 0.332      ; 0.350      ;
; 6.646  ; substitute_mcu:controller|spi_controller:spi|sck                              ; substitute_mcu:controller|spi_controller:spi|sck                               ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 6.651        ; 0.332      ; 0.359      ;
; 14.441 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 5.514      ;
; 14.444 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 5.511      ;
; 14.578 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 5.365      ;
; 14.579 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 5.376      ;
; 14.581 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 5.362      ;
; 14.625 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 5.330      ;
; 14.672 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 5.270      ;
; 14.675 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 5.267      ;
; 14.716 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 5.227      ;
; 14.762 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 5.181      ;
; 14.783 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 5.168      ;
; 14.786 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 5.165      ;
; 14.810 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 5.132      ;
; 14.812 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 5.143      ;
; 14.815 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 5.140      ;
; 14.856 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 5.086      ;
; 14.915 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 5.042      ;
; 14.918 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 5.039      ;
; 14.921 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 5.030      ;
; 14.950 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 5.005      ;
; 14.966 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.986      ;
; 14.967 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[22] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 4.984      ;
; 14.969 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.983      ;
; 14.983 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 4.964      ;
; 14.985 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.024     ; 4.977      ;
; 14.986 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 4.961      ;
; 14.996 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[29] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 4.959      ;
; 15.000 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.948      ;
; 15.003 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.945      ;
; 15.018 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 4.937      ;
; 15.021 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 4.934      ;
; 15.030 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.049     ; 4.907      ;
; 15.033 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.049     ; 4.904      ;
; 15.047 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.903      ;
; 15.050 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.900      ;
; 15.053 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 4.904      ;
; 15.054 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 4.899      ;
; 15.057 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 4.896      ;
; 15.092 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d2[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.856      ;
; 15.099 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[31] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 4.858      ;
; 15.104 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.848      ;
; 15.121 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 4.826      ;
; 15.122 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.828      ;
; 15.133 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 4.812      ;
; 15.136 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[16] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 4.809      ;
; 15.138 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.810      ;
; 15.140 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[9]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.812      ;
; 15.143 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[9]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.809      ;
; 15.146 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[28] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 4.808      ;
; 15.150 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[27] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.802      ;
; 15.156 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 4.799      ;
; 15.167 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[26] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 4.780      ;
; 15.168 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.049     ; 4.769      ;
; 15.184 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[23] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.764      ;
; 15.185 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.765      ;
; 15.192 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[3]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[13] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 4.761      ;
; 15.202 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[24] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 4.753      ;
; 15.214 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[21] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.049     ; 4.723      ;
; 15.215 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[2]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[19] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 4.744      ;
; 15.216 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[30] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 4.733      ;
; 15.218 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[19] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 4.741      ;
; 15.223 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[1]                 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 4.718      ;
; 15.229 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d2[0]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 4.707      ;
; 15.231 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_op[1]                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[20] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.719      ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spiclk'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 4.674 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[0]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.031      ; 2.928      ;
; 4.704 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[0]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.870      ;
; 4.718 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|rclk2                                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.014      ; 2.867      ;
; 4.756 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_in[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.831      ;
; 4.764 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[6]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.014      ; 2.821      ;
; 4.805 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[6]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.769      ;
; 4.841 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[5]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.733      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[5]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[3]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[1]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[2]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[4]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[0]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[6]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.844 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|data_w2[7]                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.743      ;
; 4.855 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[3]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.719      ;
; 4.856 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[4]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.718      ;
; 4.857 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[1]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.717      ;
; 4.861 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[6]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.732      ;
; 4.861 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[5]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.732      ;
; 4.861 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[4]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.732      ;
; 4.861 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.732      ;
; 4.861 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[2]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.713      ;
; 4.861 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.732      ;
; 4.861 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[0]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.732      ;
; 4.861 ; substitute_mcu:controller|spi_ss4                 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.732      ;
; 4.890 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[3]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.025      ; 2.706      ;
; 4.892 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[5]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.029      ; 2.708      ;
; 4.892 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[7]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.029      ; 2.708      ;
; 4.892 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_receiver_strobe_r                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.029      ; 2.708      ;
; 4.892 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|spi_byte_in[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.029      ; 2.708      ;
; 4.898 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|user_io:user_io|spi_byte_out[7]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.676      ;
; 4.910 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.210      ; 2.893      ;
; 4.910 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_we_reg       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.210      ; 2.893      ;
; 4.911 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.212      ; 2.894      ;
; 4.924 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_stat                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.663      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[16]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[20]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[17]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[22]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[23]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[21]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[18]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.945 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[19]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.019      ; 2.645      ;
; 4.948 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|data_ide[0]                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.626      ;
; 4.961 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_regs_wr                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.014      ; 2.624      ;
; 5.002 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[31]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.585      ;
; 5.002 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[30]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.585      ;
; 5.002 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[27]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.585      ;
; 5.002 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[26]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.585      ;
; 5.024 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[3]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.569      ;
; 5.024 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[6]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.569      ;
; 5.024 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[5]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.569      ;
; 5.024 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[4]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.569      ;
; 5.024 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[1]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.569      ;
; 5.024 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|sbuf[2]                                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.569      ;
; 5.043 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_regs_rd                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.014      ; 2.542      ;
; 5.069 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|ioctl_index[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 0.998      ; 2.500      ;
; 5.096 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.031      ; 2.506      ;
; 5.125 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|ioctl_filesize[0]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.011      ; 2.457      ;
; 5.130 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[2]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.477      ;
; 5.130 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[1]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.477      ;
; 5.130 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[0]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.477      ;
; 5.133 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[24]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.465      ;
; 5.133 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[25]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.465      ;
; 5.133 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[29]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.465      ;
; 5.133 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[28]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.465      ;
; 5.140 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_we_reg       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.211      ; 2.664      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[10]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[9]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[8]                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[15]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[14]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[11]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[13]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.162 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_filesize[12]                                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.436      ;
; 5.168 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|data_ide[5]                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.419      ;
; 5.177 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|downloading_reg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.014      ; 2.408      ;
; 5.186 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|cmd[0]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.001      ; 2.386      ;
; 5.199 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[3]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.400      ;
; 5.199 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[5]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.400      ;
; 5.199 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[7]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.400      ;
; 5.199 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[4]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.400      ;
; 5.199 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[6]                                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.400      ;
; 5.208 ; substitute_mcu:controller|spi_controller:spi|mosi ; PCXT:guest|data_io:data_io|int_hdd0_ena[0]                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.003      ; 2.366      ;
; 5.212 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[3]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.387      ;
; 5.212 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.387      ;
; 5.212 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[5]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.387      ;
; 5.212 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[6]                                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.028      ; 2.387      ;
; 5.216 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.211      ; 2.588      ;
; 5.217 ; substitute_mcu:controller|spi_ss3                 ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_datain_reg0  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.213      ; 2.589      ;
; 5.236 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|rclk_ide_rd                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.014      ; 2.349      ;
; 5.236 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[6]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.011      ; 2.346      ;
; 5.236 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[7]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.011      ; 2.346      ;
; 5.236 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[4]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.011      ; 2.346      ;
; 5.236 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[1]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.011      ; 2.346      ;
; 5.236 ; substitute_mcu:controller|spi_ss2                 ; PCXT:guest|data_io:data_io|ioctl_index[0]                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.011      ; 2.346      ;
; 5.241 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[1]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.352      ;
; 5.241 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[3]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.352      ;
; 5.241 ; substitute_mcu:controller|conf_data0              ; PCXT:guest|user_io:user_io|cmd[7]                                                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.352      ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.794 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.050     ; 5.142      ;
; 4.806 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.051     ; 5.129      ;
; 4.809 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.034     ; 5.143      ;
; 4.841 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.051     ; 5.094      ;
; 4.918 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.044     ; 5.024      ;
; 4.925 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.050     ; 5.011      ;
; 4.934 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.042     ; 5.010      ;
; 4.961 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.048     ; 4.977      ;
; 4.967 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.031     ; 4.988      ;
; 4.969 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.035     ; 4.982      ;
; 4.970 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 4.969      ;
; 4.976 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.032     ; 4.978      ;
; 4.986 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.031     ; 4.969      ;
; 4.992 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.038     ; 4.956      ;
; 4.996 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 4.943      ;
; 4.997 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 5.128      ;
; 4.998 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 4.941      ;
; 4.999 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.050     ; 4.937      ;
; 5.010 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.034     ; 4.942      ;
; 5.013 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.155      ; 5.128      ;
; 5.016 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.042     ; 4.928      ;
; 5.017 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 5.108      ;
; 5.019 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.029     ; 4.938      ;
; 5.022 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[10]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[3]~79_OTERM478  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.044     ; 4.920      ;
; 5.022 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.031     ; 4.933      ;
; 5.024 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.049     ; 4.913      ;
; 5.031 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 5.094      ;
; 5.041 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.154      ; 5.099      ;
; 5.046 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.157      ; 5.097      ;
; 5.047 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.029     ; 4.910      ;
; 5.056 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[8]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.147      ; 5.077      ;
; 5.061 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.041     ; 4.884      ;
; 5.070 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[8]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.147      ; 5.063      ;
; 5.070 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 5.054      ;
; 5.072 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 4.867      ;
; 5.073 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.044     ; 4.869      ;
; 5.073 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 5.051      ;
; 5.073 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.050     ; 4.863      ;
; 5.073 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.034     ; 4.879      ;
; 5.076 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 5.048      ;
; 5.077 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.048     ; 4.861      ;
; 5.079 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 5.046      ;
; 5.081 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[10]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.041     ; 4.864      ;
; 5.082 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.155      ; 5.059      ;
; 5.083 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.145      ; 5.048      ;
; 5.083 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.031     ; 4.872      ;
; 5.084 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 5.040      ;
; 5.084 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.048     ; 4.854      ;
; 5.092 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.144      ; 5.038      ;
; 5.092 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.142      ; 5.036      ;
; 5.096 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.031     ; 4.859      ;
; 5.097 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.145      ; 5.034      ;
; 5.097 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.036     ; 4.853      ;
; 5.100 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 5.025      ;
; 5.100 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.031     ; 4.855      ;
; 5.102 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[19] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.152      ; 5.036      ;
; 5.103 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.034     ; 4.849      ;
; 5.103 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.043     ; 4.840      ;
; 5.105 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 5.020      ;
; 5.105 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.050     ; 4.831      ;
; 5.106 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.144      ; 5.024      ;
; 5.110 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 5.014      ;
; 5.115 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.145      ; 5.016      ;
; 5.115 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[8]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.146      ; 5.017      ;
; 5.116 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.140      ; 5.010      ;
; 5.116 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[3]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.147      ; 5.017      ;
; 5.122 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.142      ; 5.006      ;
; 5.122 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 5.002      ;
; 5.123 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 5.002      ;
; 5.126 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[17] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.150      ; 5.010      ;
; 5.126 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.033     ; 4.827      ;
; 5.126 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.043     ; 4.817      ;
; 5.129 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.145      ; 5.002      ;
; 5.129 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[1]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.137      ; 4.994      ;
; 5.131 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[8]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.039     ; 4.816      ;
; 5.132 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[21] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.152      ; 5.006      ;
; 5.133 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.155      ; 5.008      ;
; 5.139 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[4]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.049     ; 4.798      ;
; 5.139 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[2]~16_OTERM468      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.043     ; 4.804      ;
; 5.142 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[0]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.144      ; 4.988      ;
; 5.145 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.143      ; 4.984      ;
; 5.148 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.032     ; 4.806      ;
; 5.151 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[7]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.143      ; 4.978      ;
; 5.155 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[18] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.153      ; 4.984      ;
; 5.156 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[26]   ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 4.783      ;
; 5.158 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[2]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 4.966      ;
; 5.167 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.144      ; 4.963      ;
; 5.167 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.040     ; 4.779      ;
; 5.168 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[6]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.138      ; 4.956      ;
; 5.172 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[15]          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.034     ; 4.780      ;
; 5.174 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[5]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[1]~107_OTERM466     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.144      ; 4.956      ;
; 5.177 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[22] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.154      ; 4.963      ;
; 5.181 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[11]        ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.145      ; 4.950      ;
; 5.186 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.136      ; 4.936      ;
; 5.190 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu7[0]~97_OTERM454      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.139      ; 4.935      ;
; 5.191 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu3[8]~9_OTERM456       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.142      ; 4.937      ;
; 5.196 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[16] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.146      ; 4.936      ;
; 5.198 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[1]~99_OTERM452  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.047     ; 4.741      ;
; 5.201 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom:EU_4Kx32|douta[20] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[0]~89_OTERM450  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; 0.152      ; 4.937      ;
; 5.205 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_rom_address[9]         ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_operand1[2]~109_OTERM464 ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 9.999        ; -0.037     ; 4.744      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                               ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.972 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.919      ;
; 5.972 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.919      ;
; 5.985 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.907      ;
; 5.985 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.907      ;
; 5.985 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.907      ;
; 5.985 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.907      ;
; 5.987 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.904      ;
; 5.987 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.904      ;
; 6.038 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.854      ;
; 6.038 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.854      ;
; 6.038 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.854      ;
; 6.038 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.854      ;
; 6.096 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.587      ;
; 6.096 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.587      ;
; 6.096 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.587      ;
; 6.096 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.587      ;
; 6.135 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.548      ;
; 6.135 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.548      ;
; 6.135 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.548      ;
; 6.135 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.548      ;
; 6.162 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.521      ;
; 6.162 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.521      ;
; 6.162 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.521      ;
; 6.162 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.521      ;
; 6.162 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.520      ;
; 6.162 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.520      ;
; 6.171 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.511      ;
; 6.171 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.511      ;
; 6.183 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.499      ;
; 6.183 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.499      ;
; 6.198 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.484      ;
; 6.198 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 3.484      ;
; 6.201 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.482      ;
; 6.201 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.482      ;
; 6.201 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.482      ;
; 6.201 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol1[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.482      ;
; 6.210 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.686      ;
; 6.210 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.686      ;
; 6.210 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.686      ;
; 6.210 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.686      ;
; 6.278 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.618      ;
; 6.278 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.618      ;
; 6.278 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.618      ;
; 6.284 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[7] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.609      ;
; 6.284 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[8] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.609      ;
; 6.284 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[9] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.609      ;
; 6.284 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[5] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.609      ;
; 6.284 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.609      ;
; 6.284 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[6] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.609      ;
; 6.298 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.595      ;
; 6.298 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.595      ;
; 6.298 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.595      ;
; 6.298 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone2[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.595      ;
; 6.309 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[8] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.584      ;
; 6.309 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[6] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.584      ;
; 6.309 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[5] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.584      ;
; 6.309 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.584      ;
; 6.309 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[7] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.584      ;
; 6.309 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[9] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.584      ;
; 6.322 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.571      ;
; 6.322 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.571      ;
; 6.322 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.571      ;
; 6.322 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.571      ;
; 6.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.352      ;
; 6.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.352      ;
; 6.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.352      ;
; 6.335 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.352      ;
; 6.346 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[6] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.544      ;
; 6.346 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[5] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.544      ;
; 6.346 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.544      ;
; 6.346 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[9] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.544      ;
; 6.346 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[7] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.544      ;
; 6.346 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[8] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.544      ;
; 6.361 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.529      ;
; 6.361 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.529      ;
; 6.361 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.529      ;
; 6.361 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone1[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.529      ;
; 6.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.313      ;
; 6.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.313      ;
; 6.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.313      ;
; 6.374 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.313      ;
; 6.383 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.508      ;
; 6.386 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[1]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol0[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.505      ;
; 6.441 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.455      ;
; 6.452 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[1]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol2[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.444      ;
; 6.469 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|S2_S0_OUT[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|always1~0_OTERM362    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.434      ;
; 6.514 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[4]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_month[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.389      ;
; 6.522 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|S2_S0_OUT[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|always1~0_OTERM362    ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.381      ;
; 6.558 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|write_map_ems_data[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.340      ;
; 6.561 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|write_map_ems_data[5] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.337      ;
; 6.572 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[0]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|tone0[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.321      ;
; 6.585 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.098      ;
; 6.585 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.098      ;
; 6.585 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.098      ;
; 6.585 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|vol3[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.098      ;
; 6.587 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.100      ;
; 6.587 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.100      ;
; 6.587 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.100      ;
; 6.626 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.061      ;
; 6.626 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|ctrl3[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 3.061      ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 13.179 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.222      ;
; 13.266 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.135      ;
; 13.286 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.115      ;
; 13.295 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.106      ;
; 13.303 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.098      ;
; 13.306 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.095      ;
; 13.313 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.088      ;
; 13.359 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.042      ;
; 13.399 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 4.002      ;
; 13.412 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 4.143      ;
; 13.438 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.963      ;
; 13.459 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.942      ;
; 13.473 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.928      ;
; 13.499 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.902      ;
; 13.499 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 4.056      ;
; 13.505 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.896      ;
; 13.519 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 4.036      ;
; 13.528 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 4.027      ;
; 13.536 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 4.019      ;
; 13.539 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 4.016      ;
; 13.546 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 4.009      ;
; 13.564 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.837      ;
; 13.582 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.819      ;
; 13.592 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.963      ;
; 13.613 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.942      ;
; 13.615 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.786      ;
; 13.631 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]       ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.770      ;
; 13.632 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.923      ;
; 13.662 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.739      ;
; 13.671 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.884      ;
; 13.679 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.722      ;
; 13.692 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.863      ;
; 13.700 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.855      ;
; 13.706 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.849      ;
; 13.720 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.835      ;
; 13.729 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.826      ;
; 13.732 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.823      ;
; 13.737 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.818      ;
; 13.738 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.817      ;
; 13.740 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.815      ;
; 13.747 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.808      ;
; 13.793 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.762      ;
; 13.797 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.758      ;
; 13.805 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.596      ;
; 13.815 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.740      ;
; 13.818 ; PCXT:guest|video_monochrome_converter:video_mono|mono[5] ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.167     ; 3.452      ;
; 13.833 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.722      ;
; 13.848 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.707      ;
; 13.864 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.691      ;
; 13.864 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.537      ;
; 13.868 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.533      ;
; 13.872 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.683      ;
; 13.875 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[0]        ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.046     ; 3.516      ;
; 13.892 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.509      ;
; 13.893 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.662      ;
; 13.895 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.660      ;
; 13.907 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[2]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.648      ;
; 13.912 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.489      ;
; 13.912 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[8]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.643      ;
; 13.919 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[10]     ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.482      ;
; 13.921 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.480      ;
; 13.926 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[1]        ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.046     ; 3.465      ;
; 13.929 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.472      ;
; 13.932 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.469      ;
; 13.933 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[4]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.622      ;
; 13.939 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.462      ;
; 13.939 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.616      ;
; 13.951 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.450      ;
; 13.955 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.446      ;
; 13.957 ; PCXT:guest|video_monochrome_converter:video_mono|mono[5] ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.028     ; 3.452      ;
; 13.971 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.430      ;
; 13.971 ; PCXT:guest|video_monochrome_converter:video_mono|mono[4] ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[4]                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.167     ; 3.299      ;
; 13.974 ; PCXT:guest|video_monochrome_converter:video_mono|mono[4] ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.167     ; 3.296      ;
; 13.975 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.426      ;
; 13.980 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.421      ;
; 13.984 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[0]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.417      ;
; 13.985 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.416      ;
; 13.988 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.413      ;
; 13.991 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.410      ;
; 13.992 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[4]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.409      ;
; 13.995 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.406      ;
; 13.998 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.403      ;
; 13.998 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[6]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.557      ;
; 14.002 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[1]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.399      ;
; 14.008 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[2]        ; PCXT:guest|mist_video:mist_video|osd:osd|osd_de                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.046     ; 3.383      ;
; 14.016 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[9]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.539      ;
; 14.025 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.376      ;
; 14.029 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[9]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.037     ; 3.371      ;
; 14.033 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[8]                                                                             ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.037     ; 3.367      ;
; 14.036 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[10]      ; PCXT:guest|mist_video:mist_video|osd:osd|osd_pixel                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.365      ;
; 14.044 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.357      ;
; 14.048 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[2]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.353      ;
; 14.049 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.506      ;
; 14.064 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[7]       ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.337      ;
; 14.065 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[8]       ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.490      ;
; 14.077 ; PCXT:guest|video_monochrome_converter:video_mono|g1[3]   ; PCXT:guest|video_monochrome_converter:video_mono|G_OUT[3]                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.176     ; 3.184      ;
; 14.084 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.317      ;
; 14.085 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[3]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.316      ;
; 14.088 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]      ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_end[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; -0.036     ; 3.313      ;
; 14.096 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[9]      ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 17.460       ; 0.096      ; 3.459      ;
+--------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdramclk'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 13.817 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.593      ;
; 13.837 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.573      ;
; 13.948 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.462      ;
; 13.968 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.442      ;
; 14.024 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.386      ;
; 14.044 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.366      ;
; 14.114 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[2]   ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 3.295      ;
; 14.226 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[5]   ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 3.183      ;
; 14.231 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.179      ;
; 14.231 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 3.179      ;
; 14.317 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[1]   ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 3.092      ;
; 14.331 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[0]   ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 3.078      ;
; 14.411 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[4]   ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 2.998      ;
; 14.423 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.987      ;
; 14.423 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.987      ;
; 14.425 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.985      ;
; 14.425 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.985      ;
; 14.444 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.966      ;
; 14.448 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.962      ;
; 14.448 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.962      ;
; 14.450 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.960      ;
; 14.460 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.950      ;
; 14.507 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[6]   ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 2.902      ;
; 14.532 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.878      ;
; 14.532 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.878      ;
; 14.538 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.872      ;
; 14.547 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.863      ;
; 14.567 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[3]   ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 2.842      ;
; 14.606 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[7]   ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 2.803      ;
; 14.678 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[9]  ; DRAM_ADDR[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.379      ; 2.736      ;
; 14.689 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.375      ; 2.721      ;
; 14.698 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[11] ; DRAM_ADDR[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.379      ; 2.716      ;
; 14.733 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cas         ; DRAM_CAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.377      ; 2.679      ;
; 14.782 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[3]  ; DRAM_ADDR[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.386      ; 2.639      ;
; 14.814 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[6]  ; DRAM_ADDR[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.379      ; 2.600      ;
; 14.833 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[8]  ; DRAM_ADDR[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.379      ; 2.581      ;
; 14.863 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[5]  ; DRAM_ADDR[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.386      ; 2.558      ;
; 14.869 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[1]       ; DRAM_BA[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.379      ; 2.545      ;
; 14.871 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[2]  ; DRAM_ADDR[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.386      ; 2.550      ;
; 14.872 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_we          ; DRAM_WE_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.377      ; 2.540      ;
; 14.916 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[0]       ; DRAM_BA[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.379      ; 2.498      ;
; 14.934 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[0]  ; DRAM_ADDR[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.386      ; 2.487      ;
; 14.968 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[4]  ; DRAM_ADDR[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.386      ; 2.453      ;
; 14.979 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ras         ; DRAM_RAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.377      ; 2.433      ;
; 14.988 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cs          ; DRAM_CS_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.377      ; 2.424      ;
; 14.997 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[1]  ; DRAM_ADDR[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.386      ; 2.424      ;
; 15.062 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[10] ; DRAM_ADDR[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.374      ; 2.347      ;
; 15.171 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[7]  ; DRAM_ADDR[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.386      ; 2.250      ;
; 15.399 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke         ; DRAM_CKE      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; 18.055       ; 1.378      ; 2.014      ;
+--------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 30.289 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.788     ; 1.276      ;
; 30.722 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.775     ; 0.856      ;
; 30.736 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.760     ; 0.857      ;
; 30.746 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.758     ; 0.849      ;
; 30.765 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.772     ; 0.816      ;
; 30.775 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.758     ; 0.820      ;
; 30.793 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.775     ; 0.785      ;
; 30.815 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.758     ; 0.780      ;
; 30.839 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.759     ; 0.755      ;
; 30.846 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.761     ; 0.746      ;
; 30.863 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.776     ; 0.714      ;
; 30.927 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.759     ; 0.667      ;
; 30.931 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.759     ; 0.663      ;
; 30.932 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.761     ; 0.660      ;
; 30.933 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.761     ; 0.659      ;
; 30.939 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.760     ; 0.654      ;
; 30.943 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.760     ; 0.650      ;
; 30.943 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.759     ; 0.651      ;
; 30.944 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.761     ; 0.648      ;
; 31.032 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.547      ;
; 31.052 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.527      ;
; 31.054 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.525      ;
; 31.127 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.452      ;
; 31.128 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.451      ;
; 31.129 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.450      ;
; 31.130 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.449      ;
; 31.192 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.387      ;
; 31.194 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 32.426       ; -0.774     ; 0.385      ;
; 33.442 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.018     ; 1.447      ;
; 34.123 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.024     ; 0.760      ;
; 34.129 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.024     ; 0.754      ;
; 34.135 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.024     ; 0.748      ;
; 34.199 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.025     ; 0.683      ;
; 34.227 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.023     ; 0.657      ;
; 34.228 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.022     ; 0.657      ;
; 34.231 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.022     ; 0.654      ;
; 34.236 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.024     ; 0.647      ;
; 34.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.023     ; 0.639      ;
; 34.258 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.022     ; 0.627      ;
; 34.511 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.020     ; 0.376      ;
; 34.511 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.020     ; 0.376      ;
; 34.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 34.920       ; -0.020     ; 0.375      ;
; 69.431 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 69.840       ; -0.037     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.305 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.424      ;
; 64.337 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.394      ;
; 64.338 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.111      ; 3.559      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.368      ;
; 64.401 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.113      ; 3.498      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.408 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.323      ;
; 64.437 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.294      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.291      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.440 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.289      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.444 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.287      ;
; 64.446 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.113      ; 3.453      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.457 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.274      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.458 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.273      ;
; 64.473 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.111      ; 3.424      ;
; 64.478 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.113      ; 3.421      ;
; 64.482 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.113      ; 3.417      ;
; 64.495 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.113      ; 3.404      ;
; 64.496 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.113      ; 3.403      ;
; 64.498 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.233      ;
; 64.504 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.225      ;
; 64.504 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.225      ;
; 64.504 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.225      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.519 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.212      ;
; 64.549 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.035     ; 3.180      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.175      ;
; 64.557 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_lsc1:auto_generated|ram_block1a0~portb_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; 0.113      ; 3.342      ;
; 64.566 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.165      ;
; 64.566 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.165      ;
; 64.566 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.033     ; 3.165      ;
; 64.569 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 67.777       ; -0.036     ; 3.159      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.501 ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; -0.023       ; 0.539      ; 0.314      ;
; -0.485 ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; substitute_mcu:controller|spi_controller:spi|sck                                                                                  ; spiclk                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; -0.046       ; 0.539      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD      ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitAck                                                             ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitAck                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[2]        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[2]        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|from_mem[6]                                                                                             ; substitute_mcu:controller|from_mem[6]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                       ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[20]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[20]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|io_ps2_com:mykeyboard|sendTriggerLoc                                                                    ; substitute_mcu:controller|io_ps2_com:mykeyboard|sendTriggerLoc                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[25]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[25]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                     ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|millisecond_counter[0]                                                                                  ; substitute_mcu:controller|millisecond_counter[0]                                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[3]        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_bytesel[3]        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                     ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[31]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[31]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                            ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[22]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[22]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                                 ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[1] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[0] ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer_valid[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                        ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|from_mem[4]                                                                                             ; substitute_mcu:controller|from_mem[4]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                   ; substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|spi_active                                                                                              ; substitute_mcu:controller|spi_active                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|kbdrecvreg                                                                                              ; substitute_mcu:controller|kbdrecvreg                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|int_enabled                                                                                             ; substitute_mcu:controller|int_enabled                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH     ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|io_ps2_com:mymouse|sendTriggerLoc                                                                       ; substitute_mcu:controller|io_ps2_com:mymouse|sendTriggerLoc                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|spi_write                                                                                               ; substitute_mcu:controller|spi_write                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|interrupt_controller:intcontroller|int                                                                  ; substitute_mcu:controller|interrupt_controller:intcontroller|int                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|interrupt_controller:intcontroller|pending[1]                                                           ; substitute_mcu:controller|interrupt_controller:intcontroller|pending[1]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|interrupt_controller:intcontroller|status[1]                                                            ; substitute_mcu:controller|interrupt_controller:intcontroller|status[1]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|intercept                                                                                               ; substitute_mcu:controller|intercept                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[18]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[18]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|spi_setcs                                                                                               ; substitute_mcu:controller|spi_setcs                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|from_mem[7]                                                                                             ; substitute_mcu:controller|from_mem[7]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|carry                      ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|carry                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[23]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[23]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[24]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[24]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[28]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[28]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[27]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[27]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[29]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[29]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[30]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[30]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|spi_ack_r                                                                                               ; substitute_mcu:controller|spi_ack_r                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|spi_controller:spi|spi_req_r                                                                            ; substitute_mcu:controller|spi_controller:spi|spi_req_r                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|signbit                    ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|signbit                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                 ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|from_mem[1]                                                                                             ; substitute_mcu:controller|from_mem[1]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|from_mem[3]                                                                                             ; substitute_mcu:controller|from_mem[3]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|reset_n                                                                                                 ; substitute_mcu:controller|reset_n                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[26]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[26]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|fetch_abort           ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|fetch_abort           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[0]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[0]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[2]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[2]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                           ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|immediatestreak                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100                                                             ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|from_mem[0]                                                                                             ; substitute_mcu:controller|from_mem[0]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow                                                     ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[1]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[1]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|from_mem[2]                                                                                             ; substitute_mcu:controller|from_mem[2]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|from_mem[5]                                                                                             ; substitute_mcu:controller|from_mem[5]                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                        ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[1]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[1]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[21]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[21]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                         ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[2]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[2]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[3]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|watchdog[3]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|spi_ss3                                                                                                 ; substitute_mcu:controller|spi_ss3                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[3]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[3]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                           ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[11]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[11]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[3]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[3]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[7]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[7]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[0]                                                                       ; substitute_mcu:controller|io_ps2_com:mykeyboard|bitCount[0]                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                        ; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[4]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[4]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[10]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[10]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|spi_cs_int                                                                                              ; substitute_mcu:controller|spi_cs_int                                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|spi_srtc_int                                                                                            ; substitute_mcu:controller|spi_srtc_int                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|spi_ss2                                                                                                 ; substitute_mcu:controller|spi_ss2                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|spi_ss4                                                                                                 ; substitute_mcu:controller|spi_ss4                                                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[6]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[6]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                            ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[15]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[15]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[14]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[14]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[16]              ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[16]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[2]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[2]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[5]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[5]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[8]               ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[8]               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spiclk'                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.158 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk                                               ; spiclk      ; 0.000        ; 0.218      ; 0.480      ;
; 0.161 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.481      ;
; 0.162 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.482      ;
; 0.163 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.483      ;
; 0.164 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.484      ;
; 0.166 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.486      ;
; 0.169 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.489      ;
; 0.169 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.489      ;
; 0.171 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.491      ;
; 0.172 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk                                               ; spiclk      ; 0.000        ; 0.218      ; 0.494      ;
; 0.177 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[0]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk                                               ; spiclk      ; 0.000        ; 0.218      ; 0.499      ;
; 0.181 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.501      ;
; 0.184 ; PCXT:guest|user_io:user_io|cmd[5]                         ; PCXT:guest|user_io:user_io|cmd[5]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; PCXT:guest|user_io:user_io|bit_cnt[2]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|user_io:user_io|cmd[7]                         ; PCXT:guest|user_io:user_io|cmd[7]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; PCXT:guest|user_io:user_io|bit_cnt[1]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|data_io:data_io|data_ide[5]                    ; PCXT:guest|data_io:data_io|data_ide[5]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|user_io:user_io|cmd[3]                         ; PCXT:guest|user_io:user_io|cmd[3]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|user_io:user_io|cmd[1]                         ; PCXT:guest|user_io:user_io|cmd[1]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|user_io:user_io|cmd[2]                         ; PCXT:guest|user_io:user_io|cmd[2]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.504      ;
; 0.184 ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; PCXT:guest|data_io:data_io|bytecnt[0]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.504      ;
; 0.185 ; PCXT:guest|data_io:data_io|data_ide[4]                    ; PCXT:guest|data_io:data_io|data_ide[4]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|data_ide[7]                    ; PCXT:guest|data_io:data_io|data_ide[7]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|data_ide[3]                    ; PCXT:guest|data_io:data_io|data_ide[3]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|data_ide[1]                    ; PCXT:guest|data_io:data_io|data_ide[1]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|data_ide[2]                    ; PCXT:guest|data_io:data_io|data_ide[2]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|data_ide[0]                    ; PCXT:guest|data_io:data_io|data_ide[0]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|data_ide[6]                    ; PCXT:guest|data_io:data_io|data_ide[6]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[1]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|cnt[2]                         ; PCXT:guest|data_io:data_io|cnt[2]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PCXT:guest|data_io:data_io|cnt[3]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; PCXT:guest|user_io:user_io|serial_out_rptr[0]             ; PCXT:guest|user_io:user_io|serial_out_rptr[0]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; PCXT:guest|user_io:user_io|bit_cnt[0]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.512      ;
; 0.192 ; PCXT:guest|data_io:data_io|cnt[0]                         ; PCXT:guest|data_io:data_io|cnt[0]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.314      ;
; 0.197 ; PCXT:guest|user_io:user_io|serial_out_rptr[5]             ; PCXT:guest|user_io:user_io|serial_out_rptr[5]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.036      ; 0.317      ;
; 0.202 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[5]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[6]                                                                             ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[4]                                                                             ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.325      ;
; 0.203 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.326      ;
; 0.203 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]                                                                             ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.326      ;
; 0.208 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[2]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.330      ;
; 0.208 ; PCXT:guest|data_io:data_io|cnt[1]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.330      ;
; 0.216 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; PCXT:guest|user_io:user_io|bit_cnt[1]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.339      ;
; 0.275 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[2]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[3]                                                                             ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.398      ;
; 0.275 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[0]   ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.sbuf2[1]                                                                             ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.398      ;
; 0.279 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[4]                                                                                     ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.402      ;
; 0.280 ; PCXT:guest|user_io:user_io|sbuf[3]                        ; PCXT:guest|user_io:user_io|sbuf[4]                                                                                                  ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.403      ;
; 0.280 ; PCXT:guest|data_io:data_io|sbuf[4]                        ; PCXT:guest|data_io:data_io|sbuf[5]                                                                                                  ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.403      ;
; 0.280 ; PCXT:guest|user_io:user_io|sbuf[1]                        ; PCXT:guest|user_io:user_io|sbuf[2]                                                                                                  ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.403      ;
; 0.280 ; PCXT:guest|user_io:user_io|sbuf[3]                        ; PCXT:guest|user_io:user_io|spi_byte_in[4]                                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.403      ;
; 0.281 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.404      ;
; 0.282 ; PCXT:guest|data_io:data_io|sbuf[4]                        ; PCXT:guest|data_io:data_io|ioctl_filesize[21]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.405      ;
; 0.284 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|cmd[5]                                                                                     ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.407      ;
; 0.285 ; PCXT:guest|user_io:user_io|sbuf[4]                        ; PCXT:guest|user_io:user_io|sbuf[5]                                                                                                  ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.408      ;
; 0.286 ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|sbuf[5]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.409      ;
; 0.294 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; substitute_mcu:controller|spi_controller:spi|mosi         ; PCXT:guest|data_io:data_io|uploading_reg                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.288      ; 1.782      ;
; 0.297 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; PCXT:guest|user_io:user_io|serial_out_rptr[4]             ; PCXT:guest|user_io:user_io|serial_out_rptr[4]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.036      ; 0.418      ;
; 0.301 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]                                                                                     ; spiclk                                               ; spiclk      ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; PCXT:guest|user_io:user_io|serial_out_rptr[3]             ; PCXT:guest|user_io:user_io|serial_out_rptr[3]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]                                                                                     ; spiclk                                               ; spiclk      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; PCXT:guest|data_io:data_io|cnt[2]                         ; PCXT:guest|data_io:data_io|cnt[3]                                                                                                   ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; PCXT:guest|user_io:user_io|serial_out_rptr[1]             ; PCXT:guest|user_io:user_io|serial_out_rptr[1]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0]                                                                           ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; PCXT:guest|user_io:user_io|serial_out_rptr[0]             ; PCXT:guest|user_io:user_io|serial_out_rptr[1]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; substitute_mcu:controller|spi_controller:spi|mosi         ; PCXT:guest|data_io:data_io|addr_reset                                                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.285      ; 1.789      ;
; 0.307 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]                                                                                     ; spiclk                                               ; spiclk      ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]                                                                                     ; spiclk                                               ; spiclk      ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; PCXT:guest|user_io:user_io|serial_out_rptr[2]             ; PCXT:guest|user_io:user_io|serial_out_rptr[2]                                                                                       ; spiclk                                               ; spiclk      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; PCXT:guest|user_io:user_io|byte_cnt[3]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; PCXT:guest|data_io:data_io|bytecnt[3]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; PCXT:guest|user_io:user_io|byte_cnt[2]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.431      ;
; 0.310 ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; PCXT:guest|data_io:data_io|bytecnt[5]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; PCXT:guest|data_io:data_io|bytecnt[1]                                                                                               ; spiclk                                               ; spiclk      ; 0.000        ; 0.038      ; 0.433      ;
; 0.312 ; PCXT:guest|user_io:user_io|byte_cnt[1]                    ; PCXT:guest|user_io:user_io|byte_cnt[1]                                                                                              ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]                                                                                    ; spiclk                                               ; spiclk      ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; PCXT:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_6le1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk                                               ; spiclk      ; 0.000        ; 0.216      ; 0.632      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.161 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.487      ;
; 0.164 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.487      ;
; 0.168 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Break_ITR                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.494      ;
; 0.179 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Frame_ER                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.505      ;
; 0.181 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.504      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[3]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[3]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[4]                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[4]                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[3]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[3]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[2]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[2]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2d|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2d|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[1]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4|parity   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2c|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2c|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_parity                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_parity                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.idle                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.idle                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_start_bit              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_start_bit                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.214 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.333      ;
; 0.215 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.idle                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.335      ;
; 0.258 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[4]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GCwc[3]                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.378      ;
; 0.264 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4|parity                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[3]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|sTX                                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[0]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.392      ;
; 0.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_stop_bit               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|D_RDY                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.idle                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.shift_data               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|T_state.s_parity                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.401      ;
; 0.284 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Parity_ER                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_9vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.610      ;
; 0.288 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[1]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[2]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.410      ;
; 0.294 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD[1]                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_GC[0]                                                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[2]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[2]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[8]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[8]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[4]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[4]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[6]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[6]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[3]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[3]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[7]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[7]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[1]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[1]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.306 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[15] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[15]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                                                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[8]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[4]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[0]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iTC                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[3]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|iQ                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det_XCD:U36a|jkR                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[7]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.427      ;
; 0.314 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iQ[9]                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_counter_down_ce_ld_tc:U36|iTC                                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_start_bit                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.435      ;
; 0.324 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|iRX                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.break_err                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.444      ;
; 0.332 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.R_start_bit              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|R_state.shift_data                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.452      ;
; 0.332 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|isrst_w                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|srst_r                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.452      ;
; 0.335 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[7]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.455      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                   ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.167 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|outptr[11]                                                                                                    ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a2~portb_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|inptr[11]                                                                                                     ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a2~porta_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|outptr[2]                                                                                                     ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a2~portb_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|outptr[3]                                                                                                     ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a2~portb_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.494      ;
; 0.171 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_ram_address[3]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_ram_address[6]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.499      ;
; 0.175 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|inptr[9]                                                                                                      ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a2~porta_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|outptr[4]                                                                                                     ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a2~portb_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.501      ;
; 0.177 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|inptr[1]                                                                                                      ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a2~porta_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.500      ;
; 0.183 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_ram_address[2]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a5~porta_address_reg0 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.510      ;
; 0.185 ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|outptr[11]                                                                                                    ; PCXT:guest|ide:ide|ide_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_36h1:auto_generated|ram_block1a6~portb_address_reg0                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.517      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[1][1]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[1][1]                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_access_address[16]                                                                                                                ; PCXT:guest|bios_access_address[16]                                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|start_counting                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|start_counting                                                   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[1]                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|user_io:user_io|status[7]                                                                                                              ; PCXT:guest|user_io:user_io|status[7]                                                                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ByteSync[1]                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ByteSync[1]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|clk_uart2_counter[1]                                                                                                                   ; PCXT:guest|clk_uart2_counter[1]                                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_access_address[15]                                                                                                                ; PCXT:guest|bios_access_address[15]                                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|output_highst_address       ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|output_highst_address                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|irq                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|irq                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|timer_clock                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|timer_clock                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[1]                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|sigma_delta_dac:sigma_delta_dac|int_cnt[2]                                                                                             ; PCXT:guest|sigma_delta_dac:sigma_delta_dac|int_cnt[2]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|rd                                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|rd                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[3]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[3]                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[0]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[0]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_year[4]                                                                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_year[4]                                                                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[2][3]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[2][3]                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|clk_uart2_counter[2]                                                                                                                   ; PCXT:guest|clk_uart2_counter[2]                                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[2]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[2]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[3]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[4]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[4]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_access_address[14]                                                                                                                ; PCXT:guest|bios_access_address[14]                                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_dayofmonth[4]                                                                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_dayofmonth[4]                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|user_io:user_io|rtc[0]                                                                                                                 ; PCXT:guest|user_io:user_io|rtc[0]                                                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[6]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[6]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_load_state.00010                                                                                                                  ; PCXT:guest|bios_load_state.00010                                                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|DRQ0                                                                                                                 ; PCXT:guest|CHIPSET:u_CHIPSET|DRQ0                                                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[0]                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|pause_core                                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|pause_core                                                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|periodic_interrupt                                                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|periodic_interrupt                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|reoutput_high_address       ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|reoutput_high_address                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|alarm_interrupt                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|alarm_interrupt                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dack_sense_active_high      ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dack_sense_active_high                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_load_state.00011                                                                                                                  ; PCXT:guest|bios_load_state.00011                                                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Pr_STM[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Pr_STM[1]                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[3]                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[3]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_PAR                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_PAR                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|user_io:user_io|status[3]                                                                                                              ; PCXT:guest|user_io:user_io|status[3]                                                                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|sigma_delta_dac:sigma_delta_dac|int_cnt[3]                                                                                             ; PCXT:guest|sigma_delta_dac:sigma_delta_dac|int_cnt[3]                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|clk_uart2_counter[0]                                                                                                                   ; PCXT:guest|clk_uart2_counter[0]                                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|read_wait_count[0]                                                                                         ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|read_wait_count[0]                                                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_to_cpu                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_to_cpu                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][1]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][1]                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[2]                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2R_STM[2]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[3]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[3]                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[7]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[7]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|user_io:user_io|status[0]                                                                                                              ; PCXT:guest|user_io:user_io|status[0]                                                                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|PS2Tr_STM[2]                                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|reset_count[0]                                                                                                                         ; PCXT:guest|reset_count[0]                                                                                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ByteSync[0]                                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ByteSync[0]                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[2][1]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[2][1]                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_load_state.00000                                                                                                                  ; PCXT:guest|bios_load_state.00000                                                                                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_month[4]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|rtc:rtc|rtc_month[4]                                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|reset_sdram_count[0]                                                                                                                   ; PCXT:guest|reset_sdram_count[0]                                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[4]            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[4]                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_access_address[1]                                                                                                                 ; PCXT:guest|bios_access_address[1]                                                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ps2dta_out                                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ps2dta_out                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ps2clk_out                                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|MSMouseWrapper:MSMouseWrapper_inst|ps2clk_out                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[16]                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[16]                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|prev_counter_gate                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|prev_counter_gate                                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|count[6]                                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|count[6]                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|count[14]                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|count[14]                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|count[12]                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_0|count[12]                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|bios_access_address[2]                                                                                                                 ; PCXT:guest|bios_access_address[2]                                                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|user_io:user_io|status[4]                                                                                                              ; PCXT:guest|user_io:user_io|status[4]                                                                                                                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|hold_reset_keyboard                                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KFPS2KB:u_KFPS2KB|hold_reset_keyboard                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD[1]                  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD[1]                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|jt89_tone:u_tone1|out                                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|jt89_tone:u_tone1|out                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR_GC[0]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR_GC[0]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|ide0_data_bus_in[15]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|ide0_data_bus_in[15]                                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|jt89_tone:u_tone2|out                                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|jt89_tone:u_tone2|out                                                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|regn[2]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|regn[2]                                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|regn[0]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|regn[0]                                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR[0]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR[0]                                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|user_io:user_io|status[32]                                                                                                             ; PCXT:guest|user_io:user_io|status[32]                                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|bios_access_address[6]                                                                                                                 ; PCXT:guest|bios_access_address[6]                                                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|regn[1]                                                                       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|jt89:sn76489|regn[1]                                                                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8288:u_KF8288|strobed_read_io_port_status                                                ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8288:u_KF8288|strobed_read_io_port_status                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR_GC[1]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR_GC[1]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|user_io:user_io|status[33]                                                                                                             ; PCXT:guest|user_io:user_io|status[33]                                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|user_io:user_io|status[15]                                                                                                             ; PCXT:guest|user_io:user_io|status[15]                                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|user_io:user_io|status[12]                                                                                                             ; PCXT:guest|user_io:user_io|status[12]                                                                                                                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[3]       ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|KF8237:u_KF8237|KF8237_Timing_And_Control:u_Timing_And_Control|dma_acknowledge_ff[3]                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|bios_access_address[12]                                                                                                                ; PCXT:guest|bios_access_address[12]                                                                                                                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][2]                                                                    ; PCXT:guest|CHIPSET:u_CHIPSET|BUS_ARBITER:u_BUS_ARBITER|dma_page_register[3][2]                                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest|pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[2]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[2]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[5]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[6]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[3]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[3]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|AD_OUT[7]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[3] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[3] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[3]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[3]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_add_carry          ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_add_carry          ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[2]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[1] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[2]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r0[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r1[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[2]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[2]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_done_int               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_done_int               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[0]  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[0]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[0]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_write                  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_write                  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[1]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[1]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[1]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[1]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[3]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[3]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_ax[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_dx[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[2]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|addr_out_temp_base[2]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r2[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[6]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[6]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[4]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[4]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[7]               ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_state[7]               ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[3]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[3]         ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[3]         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[3]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[4]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_top_byte_int_d1[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[3]  ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_return_data_int_d2[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_rm_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[3]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[3]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[4]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ss_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[4]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_es_d2[4]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[4]         ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[4]         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[4] ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_alu_last_result[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_cx[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[1]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[4]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_r3[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[1]           ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_flags[1]           ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_biu_command[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_sp[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bp[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[0]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_bx[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_di[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[3]     ; PCXT:guest|i8088:B1|mcl86_eu_core:EU_CORE|eu_register_si[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[0]         ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|pfq_addr_out_d1[0]         ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[0]     ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_reg_d2[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[0]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[0]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[0]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_ds_d2[0]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[5]      ; PCXT:guest|i8088:B1|biu_max:BIU_CORE|biu_register_cs_d2[5]      ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                  ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[3]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[3]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[2]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[2]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[1]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[1]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsync_allow                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|vsync_allow                                                                                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|field                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|field                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_trig                   ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_trig                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[3]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[3]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[2]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|select         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|select                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blinkdiv      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blinkdiv                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[12]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[12]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|dbl_hsync      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|dbl_hsync                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[2]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[2]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[3]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[3]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[1]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[1]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|HSYNC                              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|HSYNC                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[8]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[8]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[7]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[7]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[5]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[5]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|cursor_line                        ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|cursor_line                                                                                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hcc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hcc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|in_adj                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|in_adj                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|hcount_fast[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_scandoubler:scandoubler_inst|hcount_fast[0]                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[0]                             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hsc[0]                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; PCXT:guest|clk_14_318                                                                                           ; PCXT:guest|clk_14_318                                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.206 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|hsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.239 ; PCXT:guest|mda_mode_video_ff                                                                                    ; PCXT:guest|video_monochrome_converter:video_mono|b[3]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.478      ; 1.831      ;
; 0.257 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[5]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.589      ;
; 0.261 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.593      ;
; 0.262 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[0]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[1]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.384      ;
; 0.262 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.594      ;
; 0.263 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[1]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.593      ;
; 0.265 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[5]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[5]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[6]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[6]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[6]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[7]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[13]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[13]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[6]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[6]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[4]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[4]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[3]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[3]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[4]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[4]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[2]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[5]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[6]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[8]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[9]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[0]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[0]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[5]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[13]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[4]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[4]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[2]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[10]                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[3]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[3]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[11]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[11]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[4]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[5]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[10]                                     ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[10]                                                                                              ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[7]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[7]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[2]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[2]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_read_n_1                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_read_n_2                                                                                                   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R12_start_addr_h[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[9]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[0]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[0]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_1                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_2                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_2                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|bus_iow_synced_l                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[7]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[7]                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[1]                                      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_2[1]                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.601      ;
; 0.270 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[3]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[3]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[1]                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[3]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.600      ;
; 0.272 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.604      ;
; 0.272 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[2]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.602      ;
; 0.273 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[4]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.603      ;
; 0.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[7]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|R13_start_addr_l[7]                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|tandy_newcolor[0]                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|tandy_palette~32                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[1]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|addr[1]                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|blink                                           ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|cga_attrib:attrib|blink_old[0]                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.611      ;
; 0.280 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_2[2]                                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|addr[2]                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[0]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.290 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[7]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a4~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.620      ;
; 0.291 ; PCXT:guest|screen_mode_video_ff[2]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[2]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.485      ; 1.890      ;
; 0.291 ; PCXT:guest|screen_mode_video_ff[2]                                                                              ; PCXT:guest|video_monochrome_converter:video_mono|B_OUT[3]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.485      ; 1.890      ;
; 0.291 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|char_byte[6]                    ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_pixel:pixel|altsyncram:char_rom_rtl_0|altsyncram_jn81:auto_generated|ram_block1a0~porta_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.623      ;
; 0.293 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[2]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[3]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[1]                 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|count_358[2]                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[0]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[1]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[1]             ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|vsync_counter[2]                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[2]                         ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|hde_del[3]                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[0]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[0]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|auto_ce_pix                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.259 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.599      ; 1.992      ;
; 0.261 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.596      ; 1.991      ;
; 0.265 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|vs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_d                                        ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                                                                                               ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|pixsz[0]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[6]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.275 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.612      ; 2.021      ;
; 0.276 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[3]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[2]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[12]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[12]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.609      ; 2.020      ;
; 0.279 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[11]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[11]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[4]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[4]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_b[13]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b[13]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.284 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[9]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[10]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[9]                                           ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_end[9]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[9]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[8]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[6]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.406      ;
; 0.288 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 2.032      ;
; 0.289 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[7]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[7]                                                                                                                        ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.410      ;
; 0.290 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 2.031      ;
; 0.294 ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_last[3]                                           ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_out[2]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_last[5]                                           ; PCXT:guest|mist_video:mist_video|cofi:cofi|blue_out[4]                                                                                                                     ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|cs_out                                      ; PCXT:guest|mist_video:mist_video|VGA_HS                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[5]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[4]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[3]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[2]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; PCXT:guest|mist_video:mist_video|cofi:cofi|green_last[3]                                          ; PCXT:guest|mist_video:mist_video|cofi:cofi|green_out[2]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_last[2]                                            ; PCXT:guest|mist_video:mist_video|cofi:cofi|red_out[1]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.299 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_control_reg[1]                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|address_reg_b[0]                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.458      ; 1.871      ;
; 0.299 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.606      ; 2.039      ;
; 0.301 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a18~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.603      ; 2.038      ;
; 0.303 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[15]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[5]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[5]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[11]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[11]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[13]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[13]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.605      ; 2.043      ;
; 0.305 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[6]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[6]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[9]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[9]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[8]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[8]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[14]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[14]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a16~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.602      ; 2.042      ;
; 0.307 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[10]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[10]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[12]                                                  ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[12]                                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.313 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.604      ; 2.051      ;
; 0.315 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a24~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.601      ; 2.050      ;
; 0.316 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]~reg1                                              ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]~reg1                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[7]                                                   ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[7]                                                                                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.601      ; 2.052      ;
; 0.319 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a10~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.598      ; 2.051      ;
; 0.319 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a27~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 2.063      ;
; 0.320 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[2]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; PCXT:guest|mist_video:mist_video|osd:osd|hs                                                       ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[0]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_out                                      ; PCXT:guest|mist_video:mist_video|VGA_HS                                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|line[1]              ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|address_reg_b[1]                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.447      ; 1.885      ;
; 0.326 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_low[5]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|v_osd_start[4]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.447      ;
; 0.328 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[1]                                 ; PCXT:guest|mist_video:mist_video|scandoubler:scandoubler|i_div[2]                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_low[6]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[5]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.450      ;
; 0.331 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[2]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[1]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.452      ;
; 0.334 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[8]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.599      ; 2.068      ;
; 0.335 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a3~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.596      ; 2.065      ;
; 0.337 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[3]                                               ; PCXT:guest|mist_video:mist_video|osd:osd|h_osd_start[2]                                                                                                                    ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[10]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[6]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.459      ;
; 0.341 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[10]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[10]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.462      ;
; 0.342 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_datain_reg0   ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.612      ; 2.088      ;
; 0.342 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a6~portb_address_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.609      ; 2.085      ;
; 0.344 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|y[11]                                       ; PCXT:guest|mist_video:mist_video|VGA_G[3]                                                                                                                                  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; PCXT:guest|mda_mode_video_ff                                                                      ; PCXT:guest|video_monochrome_converter:video_mono|b[3]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.401      ; 1.831      ;
; 0.346 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[0]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[0]                                                                                                                        ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[1]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|auto_ce_pix                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[1]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[1]                                                                                                                        ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[7]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; PCXT:guest|mist_video:mist_video|osd:osd|hsD                                                      ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[3]                                                                                                                          ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_datain_reg0  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 2.092      ;
; 0.348 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_sequencer:sequencer|clkdiv[0] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a15~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 2.089      ;
; 0.351 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r_r[9]                                      ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|r[9]                                                                                                                 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[4]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_low[4]                                                                                                                         ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.472      ;
; 0.353 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_vgaport:vga_cga|c[0]                   ; PCXT:guest|video_monochrome_converter:video_mono|b[2]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.462      ; 1.929      ;
; 0.354 ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b_b[10]                                     ; PCXT:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|b[10]                                                                                                                ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.475      ;
; 0.355 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_vgaport:vga_cga|c[13]                  ; PCXT:guest|video_monochrome_converter:video_mono|r[3]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.462      ; 1.931      ;
; 0.355 ; PCXT:guest|mist_video:mist_video|osd:osd|h_cnt[4]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|hs_high[4]                                                                                                                        ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; PCXT:guest|mist_video:mist_video|osd:osd|v_cnt[5]                                                 ; PCXT:guest|mist_video:mist_video|osd:osd|vs_high[5]                                                                                                                        ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.357 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|UM6845R:crtc|row_addr_r[11]       ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram_ip_32:cga_vram|altsyncram:altsyncram_component|altsyncram_qnh2:auto_generated|ram_block1a22~portb_address_reg0 ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.616      ; 2.107      ;
; 0.359 ; PCXT:guest|mist_video:mist_video|osd:osd|pixcnt[0]                                                ; PCXT:guest|mist_video:mist_video|osd:osd|auto_ce_pix                                                                                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_vgaport:vga_cga|c[1]                   ; PCXT:guest|video_monochrome_converter:video_mono|b[3]                                                                                                                      ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.462      ; 1.936      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.210 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.216 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.245 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.246 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.246 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.248 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.044      ; 0.376      ;
; 0.252 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.272 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.289 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.334 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.343 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.347 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.350 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.360 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.481      ;
; 0.363 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.558      ;
; 0.365 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.560      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe6a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.403 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.598      ;
; 0.461 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.464 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.219      ; 0.767      ;
; 0.500 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.619      ;
; 0.503 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.039      ; 0.627      ;
; 0.506 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.219      ; 0.810      ;
; 0.507 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.509 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.219      ; 0.812      ;
; 0.510 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.219      ; 0.813      ;
; 0.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.219      ; 0.815      ;
; 0.512 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.034      ; 0.630      ;
; 0.514 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.219      ; 0.817      ;
; 0.515 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg14|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.219      ; 0.818      ;
; 0.520 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.528 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[2]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe3a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe5a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[0]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.548 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[1]                                            ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.743      ;
; 0.551 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.034      ; 0.669      ;
; 0.551 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.670      ;
; 0.551 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.034      ; 0.669      ;
; 0.551 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.034      ; 0.669      ;
; 0.552 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.671      ;
; 0.553 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[4] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.034      ; 0.671      ;
; 0.556 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.675      ;
; 0.558 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.677      ;
; 0.559 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[2] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.678      ;
; 0.561 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg15|shift_reg[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.035      ; 0.680      ;
; 0.573 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.768      ;
; 0.587 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[2] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg13|shift_reg[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.601 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
; 0.606 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.727      ;
; 0.609 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[1]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.730      ;
; 0.622 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[2]      ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.623 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[1]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.744      ;
; 0.635 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe4a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.756      ;
; 0.662 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a                                          ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_cntr:cntr2|counter_reg_bit[0]      ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.092      ; 0.857      ;
; 0.673 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe7a[0]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.794      ;
; 0.683 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[6] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.033      ; 0.800      ;
; 0.719 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe8a[2]                                            ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.840      ;
; 0.726 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[5] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.033      ; 0.843      ;
; 0.727 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|dffe11                                               ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|serialize_comp_tx_shift_reg:shift_reg12|shift_reg[3] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.033      ; 0.844      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.193  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|sync_dffe1a  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 3.160  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.325      ;
; 3.162  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.327      ;
; 3.233  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.398      ;
; 3.234  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.399      ;
; 3.235  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.400      ;
; 3.235  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.400      ;
; 3.297  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.462      ;
; 3.298  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.463      ;
; 3.316  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.525     ; 0.481      ;
; 3.363  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[12] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.507     ; 0.546      ;
; 3.366  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.509     ; 0.547      ;
; 3.368  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[7]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.510     ; 0.548      ;
; 3.370  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[1]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.509     ; 0.551      ;
; 3.372  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.510     ; 0.552      ;
; 3.373  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[9]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.510     ; 0.553      ;
; 3.376  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[4]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.507     ; 0.559      ;
; 3.378  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[1]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[8]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.507     ; 0.561      ;
; 3.459  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.527     ; 0.622      ;
; 3.465  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[4]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[11] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.510     ; 0.645      ;
; 3.468  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainL[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[10] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.507     ; 0.651      ;
; 3.479  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.506     ; 0.663      ;
; 3.504  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[2]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.526     ; 0.668      ;
; 3.509  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[0]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[0]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.506     ; 0.693      ;
; 3.525  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.523     ; 0.692      ;
; 3.557  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[6]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[6]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.506     ; 0.741      ;
; 3.564  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|l_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.509     ; 0.745      ;
; 3.582  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[3]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.526     ; 0.746      ;
; 3.913  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|datainH[5]                                                                                                                ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.494       ; -0.540     ; 1.063      ;
; 35.075 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[13] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[13] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.057      ; 0.316      ;
; 35.075 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[3]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[3]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.057      ; 0.316      ;
; 35.075 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[2]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[2]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.057      ; 0.316      ;
; 35.294 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[11] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[11] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.055      ; 0.533      ;
; 35.301 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[0]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[0]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.053      ; 0.538      ;
; 35.307 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[10] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[10] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.052      ; 0.543      ;
; 35.309 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[9]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[9]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.055      ; 0.548      ;
; 35.312 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[7]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[7]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.055      ; 0.551      ;
; 35.313 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[1]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[1]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.053      ; 0.550      ;
; 35.364 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[6]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[6]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.051      ; 0.599      ;
; 35.399 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[4]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[4]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.052      ; 0.635      ;
; 35.407 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[8]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[8]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.052      ; 0.643      ;
; 35.409 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[12] ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[12] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.052      ; 0.645      ;
; 35.981 ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_a[5]  ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga:cga1|cga_composite:comp|serialize_comp_tx:serialize_comp_tx|altlvds_tx:ALTLVDS_TX_component|serialize_comp_tx_lvds_tx:auto_generated|h_sync_b[5]  ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -34.920      ; 0.077      ; 1.242      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdramclk'                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 3.774 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke         ; DRAM_CKE      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.591      ; 1.941      ;
; 3.992 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[7]  ; DRAM_ADDR[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.599      ; 2.167      ;
; 4.087 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[10] ; DRAM_ADDR[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.587      ; 2.250      ;
; 4.133 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[1]  ; DRAM_ADDR[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.599      ; 2.308      ;
; 4.154 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cs          ; DRAM_CS_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.591      ; 2.321      ;
; 4.159 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ras         ; DRAM_RAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.591      ; 2.326      ;
; 4.165 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[4]  ; DRAM_ADDR[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.599      ; 2.340      ;
; 4.188 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[0]  ; DRAM_ADDR[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.599      ; 2.363      ;
; 4.210 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[0]       ; DRAM_BA[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.592      ; 2.378      ;
; 4.246 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[2]  ; DRAM_ADDR[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.599      ; 2.421      ;
; 4.250 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_we          ; DRAM_WE_N     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.591      ; 2.417      ;
; 4.252 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_ba[1]       ; DRAM_BA[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.592      ; 2.420      ;
; 4.260 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[5]  ; DRAM_ADDR[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.599      ; 2.435      ;
; 4.269 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[8]  ; DRAM_ADDR[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.592      ; 2.437      ;
; 4.291 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[6]  ; DRAM_ADDR[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.592      ; 2.459      ;
; 4.321 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[3]  ; DRAM_ADDR[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.599      ; 2.496      ;
; 4.384 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cas         ; DRAM_CAS_N    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.591      ; 2.551      ;
; 4.409 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[11] ; DRAM_ADDR[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.592      ; 2.577      ;
; 4.415 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_address[9]  ; DRAM_ADDR[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.592      ; 2.583      ;
; 4.418 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.582      ;
; 4.462 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[7]   ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.626      ;
; 4.491 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.655      ;
; 4.491 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.655      ;
; 4.492 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[3]   ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.656      ;
; 4.509 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.673      ;
; 4.509 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.673      ;
; 4.510 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.674      ;
; 4.510 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.674      ;
; 4.523 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.687      ;
; 4.528 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.692      ;
; 4.532 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.696      ;
; 4.532 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.696      ;
; 4.547 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[6]   ; DRAM_DQ[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.711      ;
; 4.588 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.752      ;
; 4.598 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.762      ;
; 4.605 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.769      ;
; 4.637 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[4]   ; DRAM_DQ[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.801      ;
; 4.667 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.831      ;
; 4.667 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io       ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.831      ;
; 4.706 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[0]   ; DRAM_DQ[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.870      ;
; 4.745 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[1]   ; DRAM_DQ[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.909      ;
; 4.777 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[5]   ; DRAM_DQ[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 2.941      ;
; 4.899 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[2]   ; DRAM_DQ[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 3.063      ;
; 4.946 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 3.110      ;
; 4.966 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 3.130      ;
; 5.104 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 3.268      ;
; 5.124 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 3.288      ;
; 5.151 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_LDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 3.315      ;
; 5.171 ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                            ; DRAM_UDQM     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; sdramclk    ; -1.944       ; 1.588      ; 3.335      ;
+-------+----------------------------------------------------------------------------+---------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spiclk'                                                                                                                                                                                ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                   ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.025 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.036      ; 2.582      ;
; 5.119 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[3]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.012      ; 2.464      ;
; 5.119 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[2]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.012      ; 2.464      ;
; 5.119 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[0]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.012      ; 2.464      ;
; 5.119 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|rst0                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.012      ; 2.464      ;
; 5.119 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[1]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.012      ; 2.464      ;
; 5.151 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.442      ;
; 5.151 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.442      ;
; 5.151 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|rst2                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.442      ;
; 5.151 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.022      ; 2.442      ;
; 5.167 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|SPI_MISO~en                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.697        ; 0.938      ; 2.365      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[5]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[6]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[4]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[1]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[8]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[0]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[7]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.174 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[9]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.018      ; 2.415      ;
; 5.227 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.017      ; 2.361      ;
; 5.256 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|reg_do~en                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.697        ; 0.937      ; 2.275      ;
; 5.258 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.030      ; 2.343      ;
; 5.258 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.030      ; 2.343      ;
; 5.258 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.030      ; 2.343      ;
; 5.258 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.030      ; 2.343      ;
; 5.258 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.030      ; 2.343      ;
; 5.270 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[6]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.013      ; 2.314      ;
; 5.270 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[4]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.013      ; 2.314      ;
; 5.270 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.013      ; 2.314      ;
; 5.270 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.013      ; 2.314      ;
; 5.270 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.013      ; 2.314      ;
; 5.270 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.013      ; 2.314      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.323 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[9] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.027      ; 2.275      ;
; 5.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.255      ;
; 5.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.255      ;
; 5.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_transfer_end_r             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.255      ;
; 5.332 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.255      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[5]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[0]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[2]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[4]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[6]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[3]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[7]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
; 5.365 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[1]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 6.674        ; 1.016      ; 2.222      ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                    ;
+-------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.344 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu_ff                                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.228     ; 2.414      ;
; 7.344 ; PCXT:guest|reset     ; PCXT:guest|reset_cpu                                                                                                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 9.999        ; -0.228     ; 2.414      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[0]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[6]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[4]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[4]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[1]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[2]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[7]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[3]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[6]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|port_out[5]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.637 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8255:u_KF8255|KF8255_Port:u_Port_B|read_tmp[5]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.279      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[0]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|diempty                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.273      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.273      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|auto_rotate_mode                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[1]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.273      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U3|Q0                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u37|Q[1]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD[3]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.273      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U8|iQ                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[3]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|call_address_interval_4_or_8_config   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD[0]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.273      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u20|Q[0]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.277      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u24|Q[6]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.272      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U28a|Q0                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[10]          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U28c|iQ                                        ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[5]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_WS[2]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.271      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[4]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart2_interrupt                                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[5]             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U7|Q1                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.271      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[0]             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart_interrupt_ff                                                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[6]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[1]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[4]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart_interrupt                                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[2]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[0]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|highest_level_in_service[4]                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR[0]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.271      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[2]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|level_or_edge_toriggered_config       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U11|Q1                                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|highest_level_in_service[0]                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[7]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|special_mask_mode                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[4]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|priority_rotate[2]                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR[4]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.271      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[0]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[2]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count_preset[5]                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[4]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|interrupt_request_register[4] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[3]                                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|buffered_mode_config                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[7]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[11]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.279      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[3]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|count[10]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.279      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[7]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[3]               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.273      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async16_rcsr_wf:U31|add_RD[1]                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.273      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[6]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[0]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_vector_address[8]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_edge_det:U3|Q1                                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_register_ce:u21|Q[7]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.272      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_jkff:U4|iQ                                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[5]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_edge_det:U28a|Q1                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.278      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_when_ack1[2]                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_mask[7]                     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Counter:u_KF8253_Counter_2|load_edge                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.279      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_jkff:U35|iQ                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 2.270      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Bus_Control_Logic:u_Bus_Control_Logic|prev_write_enable_n           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[0]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.284      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[6]             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[6]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_In_Service:u_In_Service|in_service_register[3]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Interrupt_Request:u_Interrupt_Request|low_input_latch[0]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.281      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|enable_special_mask_mode              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_WS[3]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.271      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Bus_Control_Logic:u_Bus_Control_Logic|internal_data_bus[4]          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|acknowledge_interrupt[3]              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 2.283      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_WR[3]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.271      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[1]             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[7]             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_fifo_async_sr:U28|add_RD_WS[4]                      ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.271      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart1|gh_uart_16550:uart_16550|gh_register_ce:u24|Q[1]                                ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 2.272      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8259:u_KF8259|KF8259_Control_Logic:u_Control_Logic|interrupt_special_mask[3]             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.282      ;
; 7.638 ; PCXT:guest|reset_cpu ; PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|KF8253:u_KF8253|KF8253_Control_Logic:u_KF8253_Control_Logic|internal_data_bus[1]           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 2.280      ;
+-------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[4]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 2.093      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[20]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[29]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[18]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[21]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[26]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|busy_r                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 2.093      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[23]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[2]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 2.093      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[16]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[15]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[19]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[25]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[1]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 2.093      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[22]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[0]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 2.093      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[27]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[24]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[17]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|simple_uart:\genuart:myuart|txready                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 2.091      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|count[3]              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 2.093      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|simple_uart:\genuart:myuart|txstate                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 2.091      ;
; 17.849 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[28]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.086      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_sgn                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.055     ; 2.074      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[4]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 2.075      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[10]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[1]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[4]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_gpr                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[10]                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[4]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[5]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 2.075      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.055     ; 2.074      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[1]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[9]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[5]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[8]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[0]                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[2]                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[9]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[2]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[9]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_interrupting                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.055     ; 2.074      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[11]                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[3]                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.073      ;
; 17.857 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[8]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 2.072      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|conf_data0                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 2.074      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[7]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.setpc                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.077      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[2]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg2[1]                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.072      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss4                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 2.074      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_cs_int                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 2.074      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[0]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 2.075      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_pc                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 2.068      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[7]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 2.076      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 2.078      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_reg                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.072      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss2                                                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 2.074      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[5]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_wr                                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 2.078      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 2.078      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.055     ; 2.073      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[0]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 2.075      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[12]                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 2.076      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_req_r        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.077      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[3]                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 2.075      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_WAIT ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.051     ; 2.077      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[9]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 2.076      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[1]                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.055     ; 2.073      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[3]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[1]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.058     ; 2.070      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|kbdrecvreg                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 2.082      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[0]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|intercept                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 2.082      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[2]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 2.076      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[1]                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.058     ; 2.070      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.072      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[0]                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 2.075      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[5]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 2.068      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.055     ; 2.073      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_flags                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[5]                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 2.075      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_tmp                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[1]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 2.075      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[8]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.058     ; 2.070      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[6]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[1]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 2.076      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[0]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.058     ; 2.070      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_loadstore                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 2.069      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 2.068      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[7]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 2.068      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[5]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 2.076      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 2.078      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[4]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 2.076      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_z                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.072      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|int_enabled                                                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 2.082      ;
; 17.858 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg1[1]                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.056     ; 2.072      ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spiclk'                                                                                                                                                                                 ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                   ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[6]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[2]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[5]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[4]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[3]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[7]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[1]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.402 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_byte_out[0]                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.898      ;
; 0.421 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.917      ;
; 0.421 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.917      ;
; 0.421 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|spi_transfer_end_r             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.917      ;
; 0.421 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|bit_cnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.299      ; 1.917      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[9] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[6] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[7] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[8] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[5] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[4] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[2] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[3] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.432 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.bytecnt[1] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.310      ; 1.939      ;
; 0.475 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[6]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.295      ; 1.967      ;
; 0.475 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[5]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.295      ; 1.967      ;
; 0.475 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[4]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.295      ; 1.967      ;
; 0.475 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[2]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.295      ; 1.967      ;
; 0.475 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[3]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.295      ; 1.967      ;
; 0.475 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[1]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.295      ; 1.967      ;
; 0.483 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[0]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.314      ; 1.994      ;
; 0.483 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[4]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.314      ; 1.994      ;
; 0.483 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[3]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.314      ; 1.994      ;
; 0.483 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[2]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.314      ; 1.994      ;
; 0.483 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|cnt[1]           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.314      ; 1.994      ;
; 0.501 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|bytecnt[0]                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.300      ; 1.998      ;
; 0.506 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|reg_do~en                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.046        ; 1.214      ; 1.940      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[5]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[1]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[0]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[4]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[3]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[8]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[9]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[6]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[2]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.567 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|byte_cnt[7]                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.301      ; 2.065      ;
; 0.578 ; substitute_mcu:controller|conf_data0 ; PCXT:guest|user_io:user_io|SPI_MISO~en                    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.046        ; 1.215      ; 2.013      ;
; 0.585 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[0]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.305      ; 2.087      ;
; 0.585 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[1]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.305      ; 2.087      ;
; 0.585 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|rst2                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.305      ; 2.087      ;
; 0.585 ; substitute_mcu:controller|spi_ss4    ; PCXT:guest|data_io:data_io|SPI_DIRECT_RECEIVER.cnt2[2]    ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.305      ; 2.087      ;
; 0.601 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[1]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.294      ; 2.092      ;
; 0.601 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[0]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.294      ; 2.092      ;
; 0.601 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[2]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.294      ; 2.092      ;
; 0.601 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|cnt[3]                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.294      ; 2.092      ;
; 0.601 ; substitute_mcu:controller|spi_ss2    ; PCXT:guest|data_io:data_io|rst0                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.294      ; 2.092      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[10]         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[8]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[5]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[6]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[2]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[0]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[7]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[1]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[3]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[9]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
; 0.697 ; substitute_mcu:controller|spi_ss3    ; PCXT:guest|mist_video:mist_video|osd:osd|bcnt[4]          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; spiclk      ; 0.023        ; 1.319      ; 2.213      ;
+-------+--------------------------------------+-----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'guest|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.072 ; PCXT:guest|user_io:user_io|but_sw[1] ; PCXT:guest|reset                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 1.404      ;
; 1.281 ; PCXT:guest|user_io:user_io|but_sw[1] ; PCXT:guest|reset_count[0]                                                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.404      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00010                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[0]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.445      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00001                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00000                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[7]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[5]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[3]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[2]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[0]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|prev_no_command_state                 ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_load_state.00011                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[6]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.445      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[5]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[4]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.445      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[3]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[2]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[1]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.445      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_write_wait_cnt[7]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.445      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|read_wait_count[0]                    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.450      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[2]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[0]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|access_ready                          ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.449      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_request                                               ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|state[1]                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.448      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[11]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.450      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[5]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.450      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[9]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.450      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[7]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.450      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[10]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.450      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[7]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[5]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[0]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[4]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[3]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[1]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[2]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|data_bus_out[6]                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[0]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.450      ;
; 1.329 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[13]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.452      ;
; 1.329 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[12]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.452      ;
; 1.329 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[4]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.452      ;
; 1.329 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[8]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.452      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[14]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.455      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[15]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.455      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[2]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.455      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[16]                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.455      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|tandy_bios_write                                                  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.447      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[6]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.453      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[4]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.453      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|latch_data[1]                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.453      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_io         ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.455      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[15] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.465      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[13] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.465      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[12] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.465      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[14] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.465      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[10] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[11] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[8]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[7]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[6]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[5]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[4]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[3]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[2]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[1]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|refresh_counter[9]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.467      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_protect_flag[1]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.454      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_protect_flag[0]                                              ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.454      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|bios_access_address[1]                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.455      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[6]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.450      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[5]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.450      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[7]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.450      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[2]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.453      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[1]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.450      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[3]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.450      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[0]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.451      ;
; 1.334 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|read_counter[4]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.450      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[8]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[3]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[14]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[13]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[11]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[12]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[10]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[0]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[6]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[1]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[5]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[2]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[4]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[7]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[9]    ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.335 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state_counter[15]   ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.460      ;
; 1.340 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_cke           ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.458      ;
; 1.340 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state[3]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.462      ;
; 1.340 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|sdram_dq_out[7]     ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.462      ;
; 1.340 ; PCXT:guest|reset_sdram               ; PCXT:guest|CHIPSET:u_CHIPSET|RAM:u_RAM|KFSDRAM:u_KFSDRAM|state[0]            ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.462      ;
+-------+--------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pllvideo|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_byte                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.841      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[2]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.842      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sck                                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.845      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|mosi                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.845      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[7]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.845      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[6]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.845      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_halfword                                                        ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.841      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.842      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD2 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.841      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[5]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.845      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|w_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.842      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.842      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.w_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.842      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.w_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.842      ;
; 1.729 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.842      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[9]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[2]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_write                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.848      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.844      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_setcs                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.848      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[0]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.835      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_WAIT  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.843      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_active                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.848      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|intercept                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.848      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[2]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[11]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[7]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.835      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.834      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[7]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.834      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_wr            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.844      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[8]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.835      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.m_write_pc                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.834      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.834      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[1]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.835      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[0]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[5]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[6]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.835      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_op[3]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|kbdrecvreg                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.848      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[1]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.835      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_FETCH ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.843      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[10]                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.setpc                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.843      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[3]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.835      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_req_r         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.843      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|int_enabled                                                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.848      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[5]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.834      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_ex_op[4]                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.838      ;
; 1.736 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_cond                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.834      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[7]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_forward_q2tod1_d                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|conf_data0                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.840      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr7_readflags                                                       ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_tmp                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.835      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[3]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[4]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[3]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[5]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.841      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|busyflag                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[2]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.839      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_cs_int                                                                                          ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.840      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[1]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[0]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[10]                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg1[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.841      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_r                                                                     ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.844      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[0]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.839      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[1]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[11]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_z                                                               ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[14]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[3]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.839      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[2]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[3]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.835      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pause                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.840      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_pc                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.835      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[13]                                                                ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_continue                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|shiftcnt[1]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.841      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[8]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[9]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.835      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_reg[2]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_ex_op[6]                                                                   ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.835      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_imm[1]                                                              ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_gpr                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg2[1]                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.e_write_flags                                                         ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.835      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_loadstore                                                                  ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.835      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_read_tmp                                                            ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.838      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[5]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|carry                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.842      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_ss3                                                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.840      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[8]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|spi_controller:spi|sd_shift[4]                                                                      ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.839      ;
; 1.737 ; substitute_mcu:controller|reset_n ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[6]                                                                 ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; pllvideo|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.843      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 31.220 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                  ; -1.660  ; -1.124 ; 3.033    ; 0.402   ; 4.601               ;
;  clk_12                                                                                                           ; N/A     ; N/A    ; N/A      ; N/A     ; 41.080              ;
;  guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 1.910   ; 0.186  ; N/A      ; N/A     ; 16.943              ;
;  guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 7.537   ; 0.186  ; N/A      ; N/A     ; 8.192               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; -1.660  ; 0.178  ; N/A      ; N/A     ; 4.601               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 1.153   ; 0.167  ; 4.053    ; 1.072   ; 9.599               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; N/A     ; N/A    ; N/A      ; N/A     ; 9.765               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 59.799  ; 0.161  ; N/A      ; N/A     ; 33.533              ;
;  guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.603  ; 0.193  ; N/A      ; N/A     ; 4.604               ;
;  guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 28.006  ; 0.193  ; N/A      ; N/A     ; 34.563              ;
;  pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 0.695   ; -1.124 ; 15.533   ; 1.729   ; 9.480               ;
;  sdramclk                                                                                                         ; 11.215  ; 3.774  ; N/A      ; N/A     ; 9.765               ;
;  spiclk                                                                                                           ; 2.133   ; 0.158  ; 3.033    ; 0.402   ; 166.259             ;
; Design-wide TNS                                                                                                   ; -40.48  ; -1.124 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_12                                                                                                           ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; -37.647 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 0.000   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -2.833  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 0.000   ; -1.124 ; 0.000    ; 0.000   ; 0.000               ;
;  sdramclk                                                                                                         ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spiclk                                                                                                           ; 0.000   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PDP_4k7                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PDM_4k7                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGMA_R                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGMA_L                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD_MIDI_OUT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PI_CLK_I2S_DATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PI_CS_MIDI_CLKBD       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PI_MOSI_I2S_LRCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CS_N_O              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_SCLK_O              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_MOSI_O              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KEYBOARD_1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KEYBOARD_2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MOUSE_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MOUSE_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; JOYX_SEL_EAR_MIDI_DABD ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_X                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KEYBOARD_1          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KEYBOARD_2          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MOUSE_CLK           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MOUSE_DAT           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JOYX_SEL_EAR_MIDI_DABD  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK12M                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY0                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JOY1_LEFT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JOY1_RIGHT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_MISO_I               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JOY1_DOWN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JOY1_B2_P9              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PI_MISO_I2S_BCLK        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JOY1_B1_P6              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD_MIDI_WSBD      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JOY1_UP                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PDP_4k7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PDM_4k7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_LDQM              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_UDQM              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SIGMA_R                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SIGMA_L                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UART_TXD_MIDI_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PI_CLK_I2S_DATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PI_CS_MIDI_CLKBD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PI_MOSI_I2S_LRCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SD_CS_N_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_SCLK_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_MOSI_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PS2_KEYBOARD_1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_KEYBOARD_2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_MOUSE_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_MOUSE_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; JOYX_SEL_EAR_MIDI_DABD ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PDP_4k7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PDM_4k7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SIGMA_R                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SIGMA_L                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD_MIDI_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; PI_CLK_I2S_DATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; PI_CS_MIDI_CLKBD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PI_MOSI_I2S_LRCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SD_CS_N_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_SCLK_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_MOSI_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PS2_KEYBOARD_1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_KEYBOARD_2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_MOUSE_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_MOUSE_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; JOYX_SEL_EAR_MIDI_DABD ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PDP_4k7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PDM_4k7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_LDQM              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_UDQM              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SIGMA_R                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SIGMA_L                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD_MIDI_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PI_CLK_I2S_DATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PI_CS_MIDI_CLKBD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PI_MOSI_I2S_LRCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CS_N_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_SCLK_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_MOSI_O              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_KEYBOARD_1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_KEYBOARD_2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_MOUSE_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_MOUSE_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; JOYX_SEL_EAR_MIDI_DABD ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 107890     ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 1591       ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; false path ; 0          ; 0        ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 0          ; 28         ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 1429       ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 15615      ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; false path ; 0          ; 0        ; 0        ;
; spiclk                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 0          ; false path ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 317825     ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 5002       ; 1682       ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; false path ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; false path ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 863        ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 24992244   ; 562        ; 0        ; 442      ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; false path ; false path ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 1          ; 0          ; 0        ; 0        ;
; sdramclk                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 8          ; 0          ; 0        ; 0        ;
; spiclk                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 0          ; false path ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; false path ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 5451       ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 110        ; 0          ; 0        ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 39         ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 14         ; 0          ; 14       ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1          ; 0          ; 14       ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 1335141    ; 0          ; 0        ; 0        ;
; spiclk                                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 20         ; 16         ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; sdramclk                                                                                                         ; 49         ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; spiclk                                                                                                           ; false path ; 0          ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; spiclk                                                                                                           ; 8          ; 0          ; 177      ; 0        ;
; spiclk                                                                                                           ; spiclk                                                                                                           ; 65         ; 306        ; 14       ; 11462    ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 107890     ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 1591       ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; false path ; 0          ; 0        ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; 0          ; 28         ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 1429       ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 15615      ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; false path ; 0          ; 0        ; 0        ;
; spiclk                                                                                                           ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; 0          ; false path ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 317825     ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 5002       ; 1682       ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; false path ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; false path ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 863        ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 24992244   ; 562        ; 0        ; 442      ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; false path ; false path ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 1          ; 0          ; 0        ; 0        ;
; sdramclk                                                                                                         ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 8          ; 0          ; 0        ; 0        ;
; spiclk                                                                                                           ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 0          ; false path ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; false path ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; 5451       ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 110        ; 0          ; 0        ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 39         ; 0          ; 0        ; 0        ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 14         ; 0          ; 14       ; 0        ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1          ; 0          ; 14       ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 1335141    ; 0          ; 0        ; 0        ;
; spiclk                                                                                                           ; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; 20         ; 16         ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; sdramclk                                                                                                         ; 49         ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; spiclk                                                                                                           ; false path ; 0          ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; spiclk                                                                                                           ; 8          ; 0          ; 177      ; 0        ;
; spiclk                                                                                                           ; spiclk                                                                                                           ; 65         ; 306        ; 14       ; 11462    ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 217        ; 1202       ; 18       ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 34         ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 150        ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; spiclk                                                ; false path ; 0          ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; spiclk                                                ; 2          ; 0          ; 64       ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 217        ; 1202       ; 18       ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 34         ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; 150        ; 0          ; 0        ; 0        ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; spiclk                                                ; false path ; 0          ; 0        ; 0        ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]  ; spiclk                                                ; 2          ; 0          ; 64       ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 2     ; 2    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 44    ; 44   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                           ; Clock                                                                                                            ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; CLK12M                                                                                                           ; clk_12                                                                                                           ; Base      ; Constrained   ;
; DRAM_CLK                                                                                                         ; sdramclk                                                                                                         ; Generated ; Constrained   ;
; PCXT:guest|clk_14_318                                                                                            ;                                                                                                                  ; Base      ; Unconstrained ;
; PCXT:guest|clk_div3:clk_normal|clk_out                                                                           ;                                                                                                                  ; Base      ; Unconstrained ;
; PCXT:guest|clk_uart2_en                                                                                          ;                                                                                                                  ; Base      ; Unconstrained ;
; PCXT:guest|reset                                                                                                 ;                                                                                                                  ; Base      ; Unconstrained ;
; guest|clk_normal|clk_out|q                                                                                       ; clk_4_77                                                                                                         ; Generated ; Illegal       ;
; guest|peripheral_clock|q                                                                                         ; peripheral_clock                                                                                                 ; Generated ; Illegal       ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                       ; Generated ; Constrained   ;
; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]                                                       ; Generated ; Constrained   ;
; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; Generated ; Constrained   ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; Generated ; Constrained   ;
; guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[2]                                                            ; Generated ; Constrained   ;
; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; guest|pll|altpll_component|auto_generated|pll1|clk[3]                                                            ; Generated ; Constrained   ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; Constrained   ;
; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; Constrained   ;
; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; pllvideo|altpll_component|auto_generated|pll1|clk[0]                                                             ; Generated ; Constrained   ;
; substitute_mcu:controller|spi_controller:spi|sck                                                                 ; spiclk                                                                                                           ; Generated ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 12 11:32:55 2023
Info: Command: quartus_sta PCXT_atlas_cyc -c PCXT_atlas_cyc
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: '../DeMiSTify/Board/atlas_cyc/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 25 -phase -35.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 61 -multiply_by 75 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[3]} {guest|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pllvideo|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name {pllvideo|altpll_component|auto_generated|pll1|clk[0]} {pllvideo|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pllvideo|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 44 -multiply_by 105 -duty_cycle 50.00 -name {guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]} {guest|pllvideo|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pllvideo|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 22 -multiply_by 105 -duty_cycle 50.00 -name {guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]} {guest|pllvideo|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name {guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]} {guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]}
    Info (332110): create_generated_clock -source {guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name {guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]} {guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at constraints.sdc(15): audio_top:audio_i2s|tcount[4] could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/DeMiSTify/Board/atlas_cyc/constraints.sdc Line: 15
Warning (332049): Ignored create_clock at constraints.sdc(15): Argument <targets> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/DeMiSTify/Board/atlas_cyc/constraints.sdc Line: 15
    Info (332050): create_clock -name i2sclk -period 83.333 {audio_top:audio_i2s|tcount[4]} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/DeMiSTify/Board/atlas_cyc/constraints.sdc Line: 15
Info (332104): Reading SDC File: '../PCXT.sdc'
Warning (332174): Ignored filter at PCXT.sdc(36): audio_top:audio_i2s|tcount[4] could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 36
Critical Warning (332049): Ignored create_generated_clock at PCXT.sdc(36): Argument <targets> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 36
    Info (332050): create_generated_clock -name i2sclk -source $CLOCK_CHIP -divide_by 32 [get_registers {audio_top:audio_i2s|tcount[4]}] File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 36
Warning (332174): Ignored filter at PCXT.sdc(50): guest|u_CHIPSET|u_PERIPHERALS|mda_io_address_1[*] could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 50
Warning (332174): Ignored filter at PCXT.sdc(54): guest|u_CHIPSET|u_PERIPHERALS|mda_io_data_1[*] could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 54
Warning (332174): Ignored filter at PCXT.sdc(58): guest|u_CHIPSET|u_PERIPHERALS|mda_io_write_n_1 could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 58
Warning (332174): Ignored filter at PCXT.sdc(62): guest|u_CHIPSET|u_PERIPHERALS|mda_io_read_n_1 could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 62
Warning (332174): Ignored filter at PCXT.sdc(66): guest|u_CHIPSET|u_PERIPHERALS|mda_address_enable_n_1 could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 66
Warning (332174): Ignored filter at PCXT.sdc(69): guest|u_CHIPSET|u_PERIPHERALS|MDA_CRTC_DOUT_1[*] could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 69
Warning (332174): Ignored filter at PCXT.sdc(69): guest|u_CHIPSET|u_PERIPHERALS|MDA_CRTC_OE_1 could not be matched with a register File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/PCXT_MiSTer/PCXT_DeMiSTify/PCXT.sdc Line: 69
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: clk_4_77 was not created.
    Warning (332035): No clocks found on or feeding the specified source node: guest|clk_14_318|q
Warning (332086): Ignoring clock spec: peripheral_clock Reason: Clock derived from ignored clock: clk_4_77.  Clock assignment is being ignored.
Warning (332060): Node: PCXT:guest|clk_div3:clk_normal|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|peripheral_clock is being clocked by PCXT:guest|clk_div3:clk_normal|clk_out
Warning (332060): Node: PCXT:guest|clk_14_318 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|clk_div3:clk_normal|clk_out is being clocked by PCXT:guest|clk_14_318
Warning (332060): Node: PCXT:guest|clk_uart2_en was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Parity_ER is being clocked by PCXT:guest|clk_uart2_en
Warning (332060): Node: PCXT:guest|reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch PCXT:guest|tandy_mode is being clocked by PCXT:guest|reset
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] with master clock period: 34.920 found on PLL node: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] does not match the master clock period requirement: 34.916
    Warning (332056): Clock: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] with master clock period: 34.920 found on PLL node: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] does not match the master clock period requirement: 34.916
Warning (332088): No paths exist between clock target "substitute_mcu:controller|spi_controller:spi|sck" of clock "spiclk" and its clock source. Assuming zero source clock latency.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.660             -37.647 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.603              -2.833 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.695               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.153               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.943               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.133               0.000 spiclk 
    Info (332119):     7.537               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.215               0.000 sdramclk 
    Info (332119):    28.006               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    59.799               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -1.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.124              -1.124 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.421               0.000 spiclk 
    Info (332119):     0.434               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.455               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.466               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.466               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     4.153               0.000 sdramclk 
Info (332146): Worst-case recovery slack is 3.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.033               0.000 spiclk 
    Info (332119):     4.053               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.533               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.464               0.000 spiclk 
    Info (332119):     2.446               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.828               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.606
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.606               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     4.616               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.259               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.480               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.620               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.793               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.793               0.000 sdramclk 
    Info (332119):    17.002               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.533               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    34.563               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    41.512               0.000 clk_12 
    Info (332119):   166.302               0.000 spiclk 
Info (332114): Report Metastability: Found 71 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 26.288 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: clk_4_77 was not created.
    Warning (332035): No clocks found on or feeding the specified source node: guest|clk_14_318|q
Warning (332086): Ignoring clock spec: peripheral_clock Reason: Clock derived from ignored clock: clk_4_77.  Clock assignment is being ignored.
Warning (332060): Node: PCXT:guest|clk_div3:clk_normal|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|peripheral_clock is being clocked by PCXT:guest|clk_div3:clk_normal|clk_out
Warning (332060): Node: PCXT:guest|clk_14_318 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|clk_div3:clk_normal|clk_out is being clocked by PCXT:guest|clk_14_318
Warning (332060): Node: PCXT:guest|clk_uart2_en was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Parity_ER is being clocked by PCXT:guest|clk_uart2_en
Warning (332060): Node: PCXT:guest|reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch PCXT:guest|tandy_mode is being clocked by PCXT:guest|reset
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] with master clock period: 34.920 found on PLL node: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] does not match the master clock period requirement: 34.916
    Warning (332056): Clock: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] with master clock period: 34.920 found on PLL node: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] does not match the master clock period requirement: 34.916
Warning (332088): No paths exist between clock target "substitute_mcu:controller|spi_controller:spi|sck" of clock "spiclk" and its clock source. Assuming zero source clock latency.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.097             -10.455 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.336              -0.349 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     1.157               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.518               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.910               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.173               0.000 spiclk 
    Info (332119):     8.117               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.409               0.000 sdramclk 
    Info (332119):    28.331               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    60.228               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -1.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.082              -1.082 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.384               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.388               0.000 spiclk 
    Info (332119):     0.401               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.417               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.417               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     4.036               0.000 sdramclk 
Info (332146): Worst-case recovery slack is 3.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.071               0.000 spiclk 
    Info (332119):     4.335               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.895               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.319               0.000 spiclk 
    Info (332119):     2.165               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.427               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.601
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.601               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.604               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     8.192               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.504               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.599               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.765               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.765               0.000 sdramclk 
    Info (332119):    16.943               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.541               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    34.575               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    41.509               0.000 clk_12 
    Info (332119):   166.259               0.000 spiclk 
Info (332114): Report Metastability: Found 71 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 26.829 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: clk_4_77 was not created.
    Warning (332035): No clocks found on or feeding the specified source node: guest|clk_14_318|q
Warning (332086): Ignoring clock spec: peripheral_clock Reason: Clock derived from ignored clock: clk_4_77.  Clock assignment is being ignored.
Warning (332060): Node: PCXT:guest|clk_div3:clk_normal|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|peripheral_clock is being clocked by PCXT:guest|clk_div3:clk_normal|clk_out
Warning (332060): Node: PCXT:guest|clk_14_318 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|clk_div3:clk_normal|clk_out is being clocked by PCXT:guest|clk_14_318
Warning (332060): Node: PCXT:guest|clk_uart2_en was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCXT:guest|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|uart:uart2|gh_uart_16550:uart_16550|gh_uart_Rx_8bit:U33|Parity_ER is being clocked by PCXT:guest|clk_uart2_en
Warning (332060): Node: PCXT:guest|reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch PCXT:guest|tandy_mode is being clocked by PCXT:guest|reset
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] with master clock period: 34.920 found on PLL node: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] does not match the master clock period requirement: 34.916
    Warning (332056): Clock: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] with master clock period: 34.920 found on PLL node: guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] does not match the master clock period requirement: 34.916
Warning (332088): No paths exist between clock target "substitute_mcu:controller|spi_controller:spi|sck" of clock "spiclk" and its clock source. Assuming zero source clock latency.
Info (332146): Worst-case setup slack is 1.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.038               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     2.179               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.853               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.674               0.000 spiclk 
    Info (332119):     4.794               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.972               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.179               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.817               0.000 sdramclk 
    Info (332119):    30.289               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    64.305               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.501              -0.501 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.158               0.000 spiclk 
    Info (332119):     0.161               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.167               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.178               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.193               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.193               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     3.774               0.000 sdramclk 
Info (332146): Worst-case recovery slack is 5.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.025               0.000 spiclk 
    Info (332119):     7.344               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.849               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 spiclk 
    Info (332119):     1.072               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.729               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.748               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     4.759               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.396               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.721               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.723               0.000 pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.971               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.971               0.000 sdramclk 
    Info (332119):    17.139               0.000 guest|pllvideo|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.614               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    34.668               0.000 guest|u_CHIPSET|u_PERIPHERALS|cga1|comp|serialize_comp_tx|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    41.080               0.000 clk_12 
    Info (332119):   166.331               0.000 spiclk 
Info (332114): Report Metastability: Found 71 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 31.220 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 1242 megabytes
    Info: Processing ended: Fri May 12 11:33:02 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:13


