// Seed: 3577491421
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input uwire id_6,
    input wand id_7,
    output uwire id_8,
    input tri0 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input supply0 id_14,
    output wire id_15,
    input wand id_16
);
  wire id_18;
  xor primCall (id_5, id_6, id_10, id_2, id_19, id_12, id_7, id_9, id_3, id_16, id_14, id_18, id_1);
  id_19 :
  assert property (@(posedge id_7) id_1)
  else $display;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
