# RISC-V Core
Basic RISC-V processor implementation using VHDL using the RV32I ISA. Based on Harris & Harris's _Digital Design and Computer Architecture RISC-V edition_ and
Patterson & Hennessy's _Computer Organization and Design The Hardware/Software interface_. 

# Progress
- Single cycle processor :heavy_check_mark:
- Processor w/pipeline :heavy_check_mark:
- Processor w/pipeline and jump prediction :heavy_check_mark:
- 100% of RV32I instructions implemented :heavy_check_mark:
- Demo using FPGA :heavy_check_mark:

# ToDo
- RAM memory management
- Inferred RAM
- VGA output

# Documents
