<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Matmul_op.cpp:25:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" BundleName="dataA" VarName="A" LoopLoc="Matmul_op.cpp:25:19" LoopName="VITIS_LOOP_25_1" ParentFunc="matmul_optimized(float (*) [16], float (*) [16], float (*) [16])" Length="256" Direction="read" AccessID="A4seq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="Matmul_op.cpp:27:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Matmul_op.cpp:25:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" BundleName="dataB" VarName="B" LoopLoc="Matmul_op.cpp:25:19" LoopName="VITIS_LOOP_25_1" ParentFunc="matmul_optimized(float (*) [16], float (*) [16], float (*) [16])" Length="256" Direction="read" AccessID="B5seq" OrigID="arrayidx107.exit.load.2" OrigAccess-DebugLoc="Matmul_op.cpp:28:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Matmul_op.cpp:47:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="dataAB" VarName="AB" LoopLoc="Matmul_op.cpp:47:20" LoopName="VITIS_LOOP_47_6" ParentFunc="matmul_optimized(float (*) [16], float (*) [16], float (*) [16])" Length="256" Direction="write" AccessID="AB6seq" OrigID="for.inc79.store.39" OrigAccess-DebugLoc="Matmul_op.cpp:49:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Matmul_op.cpp:48:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="dataAB" VarName="AB" LoopLoc="Matmul_op.cpp:48:22" LoopName="VITIS_LOOP_48_7" ParentFunc="matmul_optimized(float (*) [16], float (*) [16], float (*) [16])" OrigID="AB6seq" OrigAccess-DebugLoc="Matmul_op.cpp:47:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Matmul_op.cpp:26:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="dataB" VarName="B" LoopLoc="Matmul_op.cpp:26:22" LoopName="VITIS_LOOP_26_2" ParentFunc="matmul_optimized(float (*) [16], float (*) [16], float (*) [16])" OrigID="B5seq" OrigAccess-DebugLoc="Matmul_op.cpp:25:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Matmul_op.cpp:26:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="dataA" VarName="A" LoopLoc="Matmul_op.cpp:26:22" LoopName="VITIS_LOOP_26_2" ParentFunc="matmul_optimized(float (*) [16], float (*) [16], float (*) [16])" OrigID="A4seq" OrigAccess-DebugLoc="Matmul_op.cpp:25:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Matmul_op.cpp:25:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_25_1' has been inferred on bundle 'dataA'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="dataA" LoopLoc="Matmul_op.cpp:25:19" LoopName="VITIS_LOOP_25_1" Length="256" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Matmul_op.cpp:25:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_25_1' has been inferred on bundle 'dataB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="dataB" LoopLoc="Matmul_op.cpp:25:19" LoopName="VITIS_LOOP_25_1" Length="256" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Matmul_op.cpp:47:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 32 in loop 'VITIS_LOOP_47_6' has been inferred on bundle 'dataAB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="dataAB" LoopLoc="Matmul_op.cpp:47:20" LoopName="VITIS_LOOP_47_6" Length="256" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

