Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 12 15:43:08 2018
| Host         : C-1062E59EF5CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodKeypad_SS_control_sets_placed.rpt
| Design       : PmodKeypad_SS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            6 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |            7 |
| No           | No                    | Yes                    |              48 |            6 |
| No           | Yes                   | No                     |              20 |            3 |
| Yes          | No                    | No                     |              38 |            6 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |              96 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------+----------------------------+------------------+----------------+
|          Clock Signal         |       Enable Signal      |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------+----------------------------+------------------+----------------+
| ~pointer_OBUF_BUFG            |                          |                            |                1 |              2 |
|  V2/DECODE_BCD_reg[3]_i_2_n_0 |                          |                            |                1 |              8 |
|  V2/broken                    |                          | reset_IBUF                 |                1 |              8 |
|  V2/broken                    | V2/b_a[7]_i_1_n_0        | reset_IBUF                 |                1 |              8 |
|  pointer_OBUF_BUFG            | V1/Col[3]_i_1_n_0        |                            |                1 |              8 |
|  pointer_OBUF_BUFG            | V1/state                 |                            |                2 |              8 |
| ~pointer_OBUF_BUFG            | V2/sel                   | V2/clear                   |                1 |              8 |
|  pointer_OBUF_BUFG            |                          |                            |                3 |             12 |
|  V2/count_clk                 |                          |                            |                2 |             14 |
|  V2/count_clk                 | V2/bcd[15]_i_1_n_0       |                            |                3 |             22 |
|  pointer_OBUF_BUFG            | V1/state                 | V1/pass_buffer[15]_i_1_n_0 |                2 |             24 |
|  pointer_OBUF_BUFG            |                          | reset_IBUF                 |                8 |             60 |
|  pointer_OBUF_BUFG            | V1/delay_clk[31]_i_2_n_0 | V1/delay_clk[31]_i_1_n_0   |                9 |             64 |
+-------------------------------+--------------------------+----------------------------+------------------+----------------+


