0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sim_1/new/sim.sv,1681342591,systemVerilog,,,,sim,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/ALU.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CU_FSM.sv,,ALU,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/BCD.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CSR.sv,,BCD,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/BRANCH_ADDR_GEN.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/debounce_one_shot.sv,,BRANCH_ADDR_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/BRANCH_COND_GEN.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/BRANCH_ADDR_GEN.sv,,BRANCH_COND_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CSR.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/otter-mcu-tb.sv,,CSR,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CU_DCDR.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/IMMED_GEN.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CU_FSM.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sim_1/new/sim.sv,,CU_FSM,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CathodeDriver.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CU_DCDR.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/IMMED_GEN.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/BCD.sv,,IMMED_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/KeyboardDriver.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/program_counter.sv,,KeyboardDriver;keyboard;ps2_rx,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/OTTER_Wrapper_v1_02.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/vga_driver_80x60.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/Otter_MCU.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/add4adder.sv,,Otter_MCU,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/SevSegDisp.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/KeyboardDriver.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/add4adder.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/ALU.sv,,add4adder,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/debounce_one_shot.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/mux6sel.sv,,debounce_one_shot,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/mux6sel.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/SevSegDisp.sv,,mux6sel,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/otter-mcu-tb.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/Otter_MCU.sv,,OTTER_MCU_tb,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/otter-wrapper-tb.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/vga_fb_driver_80x60.sv,,OTTER_Wrapper_tb,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/otter_memory_v1_07.sv,1681342036,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/OTTER_Wrapper_v1_02.sv,,Memory,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/program_counter.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/ram8k_8_80x60.sv,,program_counter,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/ram8k_8_80x60.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/top_REG_FILE.sv,,ram8k_8_80x60,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/top_REG_FILE.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/otter_memory_v1_07.sv,,REG_FILE,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/vga_driver_80x60.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/CathodeDriver.sv,,vga_driver_80x60,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/vga_fb_driver_80x60.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/CPE233OTTER/CPE233OTTER.srcs/sources_1/imports/OTTER233/BRANCH_COND_GEN.sv,,vga_fb_driver_80x60,,uvm,,,,,,
