# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_5_Parameterizable_Multiplier.srcs/sources_1/new/Parameterizable_Multiplier.vhd" \
"../../../../Lab_5_Parameterizable_Multiplier.srcs/sources_1/new/Ripple_Carry_Adder.vhd" \
"../../../../Lab_5_Parameterizable_Multiplier.srcs/sim_1/new/Parameterizable_Multiplier_tb.vhd" \

# Do not sort compile order
nosort
