Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 24 16:37:50 2019
| Host         : LAPTOP-JSL42T1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/utkar/Documents/ISE/Vivado/chacha1/Reports/timing_report_512.txt
| Design       : chacha
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

addr[0]
addr[1]
addr[2]
addr[3]
addr[4]
addr[5]
addr[6]
addr[7]
cs
reset_n
we
write_data[0]
write_data[10]
write_data[11]
write_data[12]
write_data[13]
write_data[14]
write_data[15]
write_data[16]
write_data[17]
write_data[18]
write_data[19]
write_data[1]
write_data[20]
write_data[21]
write_data[22]
write_data[23]
write_data[24]
write_data[25]
write_data[26]
write_data[27]
write_data[28]
write_data[29]
write_data[2]
write_data[30]
write_data[31]
write_data[3]
write_data[4]
write_data[5]
write_data[6]
write_data[7]
write_data[8]
write_data[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

read_data[0]
read_data[10]
read_data[11]
read_data[12]
read_data[13]
read_data[14]
read_data[15]
read_data[16]
read_data[17]
read_data[18]
read_data[19]
read_data[1]
read_data[20]
read_data[21]
read_data[22]
read_data[23]
read_data[24]
read_data[25]
read_data[26]
read_data[27]
read_data[28]
read_data[29]
read_data[2]
read_data[30]
read_data[31]
read_data[3]
read_data[4]
read_data[5]
read_data[6]
read_data[7]
read_data[8]
read_data[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.051        0.000                      0                 2176        0.104        0.000                      0                 2176        0.500        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.051        0.000                      0                 2176        0.104        0.000                      0                 2176        0.500        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.886ns  (logic 7.365ns (53.038%)  route 6.521ns (46.962%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 19.455 - 15.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.724     4.968    core/clk_IBUF_BUFG
    SLICE_X77Y31         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.625     7.049    core/qr0/state_reg_reg[5][15]_0
    SLICE_X72Y20                                                      r  core/qr0/a_prim1_carry__0_i_5/I2
    SLICE_X72Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.173 r  core/qr0/a_prim1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.173    core/qr0/a_prim1_carry__0_i_5_n_0
    SLICE_X72Y20                                                      r  core/qr0/a_prim1_carry__0/S[3]
    SLICE_X72Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.574    core/qr0/a_prim1_carry__0_n_0
    SLICE_X72Y21                                                      r  core/qr0/a_prim1_carry__1/CI
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.688    core/qr0/a_prim1_carry__1_n_0
    SLICE_X72Y22                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.802    core/qr0/a_prim1_carry__2_n_0
    SLICE_X72Y23                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.916    core/qr0/a_prim1_carry__3_n_0
    SLICE_X72Y24                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     8.039    core/qr0/a_prim1_carry__4_n_0
    SLICE_X72Y25                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  core/qr0/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.153    core/qr0/a_prim1_carry__5_n_0
    SLICE_X72Y26                                                      r  core/qr0/a_prim1_carry__6/CI
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.487 r  core/qr0/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.839     9.326    core/qr0/p_1_in[29]
    SLICE_X81Y21                                                      r  core/qr0/a_prim2_carry__2_i_7/I5
    SLICE_X81Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.629 r  core/qr0/a_prim2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.629    core/qr0/a_prim2_carry__2_i_7_n_0
    SLICE_X81Y21                                                      r  core/qr0/a_prim2_carry__2/S[1]
    SLICE_X81Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.179 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/qr0/a_prim2_carry__2_n_0
    SLICE_X81Y22                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/qr0/a_prim2_carry__3_n_0
    SLICE_X81Y23                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.627 r  core/qr0/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.860    11.487    core/qr0/c0[21]
    SLICE_X74Y17                                                      r  core/qr0/a_prim0_carry_i_3/I5
    SLICE_X74Y17         LUT6 (Prop_lut6_I5_O)        0.303    11.790 r  core/qr0/a_prim0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.790    core/qr0/a_prim0_carry_i_3_n_0
    SLICE_X74Y17                                                      r  core/qr0/a_prim0_carry/S[1]
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.340 r  core/qr0/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.340    core/qr0/a_prim0_carry_n_0
    SLICE_X74Y18                                                      r  core/qr0/a_prim0_carry__0/CI
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.454    core/qr0/a_prim0_carry__0_n_0
    SLICE_X74Y19                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.568 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.568    core/qr0/a_prim0_carry__1_n_0
    SLICE_X74Y20                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.682    core/qr0/a_prim0_carry__2_n_0
    SLICE_X74Y21                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.796 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.796    core/qr0/a_prim0_carry__3_n_0
    SLICE_X74Y22                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.910    core/qr0/a_prim0_carry__4_n_0
    SLICE_X74Y23                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.244 r  core/qr0/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.658    13.902    core/qr0/qr0_a_prim[25]
    SLICE_X77Y26                                                      r  core/qr0/state_reg[15][1]_i_2/I0
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.303    14.205 r  core/qr0/state_reg[15][1]_i_2/O
                         net (fo=3, routed)           0.689    14.894    core/qr0/qr0_d_prim[1]
    SLICE_X79Y22                                                      r  core/qr0/b_prim1_carry_i_3/I1
    SLICE_X79Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.018 r  core/qr0/b_prim1_carry_i_3/O
                         net (fo=1, routed)           0.000    15.018    core/qr0/b_prim1_carry_i_3_n_0
    SLICE_X79Y22                                                      r  core/qr0/b_prim1_carry/S[1]
    SLICE_X79Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.568 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.568    core/qr0/b_prim1_carry_n_0
    SLICE_X79Y23                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.682    core/qr0/b_prim1_carry__0_n_0
    SLICE_X79Y24                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.805    core/qr0/b_prim1_carry__1_n_0
    SLICE_X79Y25                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.919    core/qr0/b_prim1_carry__2_n_0
    SLICE_X79Y26                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.033    core/qr0/b_prim1_carry__3_n_0
    SLICE_X79Y27                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X79Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.147    core/qr0/b_prim1_carry__4_n_0
    SLICE_X79Y28                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X79Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.261    core/qr0/b_prim1_carry__5_n_0
    SLICE_X79Y29                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X79Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.595 r  core/qr0/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.645    17.240    core/qr0/qr0_c_prim[29]
    SLICE_X72Y27                                                      r  core/qr0/state_reg[5][4]_i_2/I0
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.303    17.543 r  core/qr0/state_reg[5][4]_i_2/O
                         net (fo=2, routed)           1.187    18.730    core/qr0/qr0_b_prim[4]
    SLICE_X72Y15                                                      r  core/qr0/state_reg[5][4]_i_1/I0
    SLICE_X72Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.854 r  core/qr0/state_reg[5][4]_i_1/O
                         net (fo=1, routed)           0.000    18.854    core/state_new[5]__0[4]
    SLICE_X72Y15         FDRE                                         r  core/state_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.553    19.455    core/clk_IBUF_BUFG
    SLICE_X72Y15         FDRE                                         r  core/state_reg_reg[5][4]/C
                         clock pessimism              0.457    19.912    
                         clock uncertainty           -0.035    19.876    
    SLICE_X72Y15         FDRE (Setup_fdre_C_D)        0.029    19.905    core/state_reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                         -18.854    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.728ns  (logic 7.469ns (54.408%)  route 6.259ns (45.592%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 19.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.658 r  core/qr3/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.727    17.385    core/qr3/qr3_c_prim[29]
    SLICE_X74Y26                                                      r  core/qr3/state_reg[7][4]_i_3/I0
    SLICE_X74Y26         LUT6 (Prop_lut6_I0_O)        0.306    17.691 r  core/qr3/state_reg[7][4]_i_3/O
                         net (fo=2, routed)           0.883    18.574    core/qr2/qr3_b_prim[4]
    SLICE_X74Y16                                                      r  core/qr2/state_reg[7][4]_i_1/I2
    SLICE_X74Y16         LUT6 (Prop_lut6_I2_O)        0.124    18.698 r  core/qr2/state_reg[7][4]_i_1/O
                         net (fo=1, routed)           0.000    18.698    core/state_new[7]__0[4]
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.552    19.454    core/clk_IBUF_BUFG
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[7][4]/C
                         clock pessimism              0.457    19.911    
                         clock uncertainty           -0.035    19.875    
    SLICE_X74Y16         FDRE (Setup_fdre_C_D)        0.031    19.906    core/state_reg_reg[7][4]
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 7.354ns (53.710%)  route 6.338ns (46.289%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 19.457 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.554 r  core/qr3/b_prim1_carry__6/O[0]
                         net (fo=3, routed)           0.672    17.226    core/qr3/qr3_c_prim[28]
    SLICE_X78Y29                                                      r  core/qr3/state_reg[7][3]_i_3/I0
    SLICE_X78Y29         LUT6 (Prop_lut6_I0_O)        0.295    17.521 r  core/qr3/state_reg[7][3]_i_3/O
                         net (fo=2, routed)           1.018    18.539    core/qr2/qr3_b_prim[3]
    SLICE_X78Y15                                                      r  core/qr2/state_reg[7][3]_i_1/I2
    SLICE_X78Y15         LUT6 (Prop_lut6_I2_O)        0.124    18.663 r  core/qr2/state_reg[7][3]_i_1/O
                         net (fo=1, routed)           0.000    18.663    core/state_new[7]__0[3]
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.555    19.457    core/clk_IBUF_BUFG
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[7][3]/C
                         clock pessimism              0.457    19.914    
                         clock uncertainty           -0.035    19.878    
    SLICE_X78Y15         FDRE (Setup_fdre_C_D)        0.031    19.909    core/state_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 7.251ns (53.028%)  route 6.423ns (46.972%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 19.455 - 15.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.724     4.968    core/clk_IBUF_BUFG
    SLICE_X77Y31         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.625     7.049    core/qr0/state_reg_reg[5][15]_0
    SLICE_X72Y20                                                      r  core/qr0/a_prim1_carry__0_i_5/I2
    SLICE_X72Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.173 r  core/qr0/a_prim1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.173    core/qr0/a_prim1_carry__0_i_5_n_0
    SLICE_X72Y20                                                      r  core/qr0/a_prim1_carry__0/S[3]
    SLICE_X72Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.574    core/qr0/a_prim1_carry__0_n_0
    SLICE_X72Y21                                                      r  core/qr0/a_prim1_carry__1/CI
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.688    core/qr0/a_prim1_carry__1_n_0
    SLICE_X72Y22                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.802    core/qr0/a_prim1_carry__2_n_0
    SLICE_X72Y23                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.916    core/qr0/a_prim1_carry__3_n_0
    SLICE_X72Y24                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     8.039    core/qr0/a_prim1_carry__4_n_0
    SLICE_X72Y25                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  core/qr0/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.153    core/qr0/a_prim1_carry__5_n_0
    SLICE_X72Y26                                                      r  core/qr0/a_prim1_carry__6/CI
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.487 r  core/qr0/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.839     9.326    core/qr0/p_1_in[29]
    SLICE_X81Y21                                                      r  core/qr0/a_prim2_carry__2_i_7/I5
    SLICE_X81Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.629 r  core/qr0/a_prim2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.629    core/qr0/a_prim2_carry__2_i_7_n_0
    SLICE_X81Y21                                                      r  core/qr0/a_prim2_carry__2/S[1]
    SLICE_X81Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.179 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/qr0/a_prim2_carry__2_n_0
    SLICE_X81Y22                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/qr0/a_prim2_carry__3_n_0
    SLICE_X81Y23                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.627 r  core/qr0/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.860    11.487    core/qr0/c0[21]
    SLICE_X74Y17                                                      r  core/qr0/a_prim0_carry_i_3/I5
    SLICE_X74Y17         LUT6 (Prop_lut6_I5_O)        0.303    11.790 r  core/qr0/a_prim0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.790    core/qr0/a_prim0_carry_i_3_n_0
    SLICE_X74Y17                                                      r  core/qr0/a_prim0_carry/S[1]
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.340 r  core/qr0/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.340    core/qr0/a_prim0_carry_n_0
    SLICE_X74Y18                                                      r  core/qr0/a_prim0_carry__0/CI
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.454    core/qr0/a_prim0_carry__0_n_0
    SLICE_X74Y19                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.568 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.568    core/qr0/a_prim0_carry__1_n_0
    SLICE_X74Y20                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.682    core/qr0/a_prim0_carry__2_n_0
    SLICE_X74Y21                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.796 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.796    core/qr0/a_prim0_carry__3_n_0
    SLICE_X74Y22                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.910    core/qr0/a_prim0_carry__4_n_0
    SLICE_X74Y23                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.244 r  core/qr0/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.658    13.902    core/qr0/qr0_a_prim[25]
    SLICE_X77Y26                                                      r  core/qr0/state_reg[15][1]_i_2/I0
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.303    14.205 r  core/qr0/state_reg[15][1]_i_2/O
                         net (fo=3, routed)           0.689    14.894    core/qr0/qr0_d_prim[1]
    SLICE_X79Y22                                                      r  core/qr0/b_prim1_carry_i_3/I1
    SLICE_X79Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.018 r  core/qr0/b_prim1_carry_i_3/O
                         net (fo=1, routed)           0.000    15.018    core/qr0/b_prim1_carry_i_3_n_0
    SLICE_X79Y22                                                      r  core/qr0/b_prim1_carry/S[1]
    SLICE_X79Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.568 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.568    core/qr0/b_prim1_carry_n_0
    SLICE_X79Y23                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.682    core/qr0/b_prim1_carry__0_n_0
    SLICE_X79Y24                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.805    core/qr0/b_prim1_carry__1_n_0
    SLICE_X79Y25                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.919    core/qr0/b_prim1_carry__2_n_0
    SLICE_X79Y26                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.033    core/qr0/b_prim1_carry__3_n_0
    SLICE_X79Y27                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X79Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.147    core/qr0/b_prim1_carry__4_n_0
    SLICE_X79Y28                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X79Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.481 r  core/qr0/b_prim1_carry__5/O[1]
                         net (fo=3, routed)           0.748    17.228    core/qr0/qr0_c_prim[25]
    SLICE_X74Y25                                                      r  core/qr0/state_reg[5][0]_i_2/I0
    SLICE_X74Y25         LUT6 (Prop_lut6_I0_O)        0.303    17.531 r  core/qr0/state_reg[5][0]_i_2/O
                         net (fo=2, routed)           0.986    18.518    core/qr0/qr0_b_prim[0]
    SLICE_X73Y15                                                      r  core/qr0/state_reg[5][0]_i_1/I0
    SLICE_X73Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.642 r  core/qr0/state_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.000    18.642    core/state_new[5]__0[0]
    SLICE_X73Y15         FDRE                                         r  core/state_reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.553    19.455    core/clk_IBUF_BUFG
    SLICE_X73Y15         FDRE                                         r  core/state_reg_reg[5][0]/C
                         clock pessimism              0.457    19.912    
                         clock uncertainty           -0.035    19.876    
    SLICE_X73Y15         FDRE (Setup_fdre_C_D)        0.029    19.905    core/state_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                         -18.642    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.650ns  (logic 7.469ns (54.717%)  route 6.181ns (45.283%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 19.450 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.658 r  core/qr3/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.727    17.385    core/qr3/qr3_c_prim[29]
    SLICE_X74Y26                                                      r  core/qr3/state_reg[7][4]_i_3/I0
    SLICE_X74Y26         LUT6 (Prop_lut6_I0_O)        0.306    17.691 r  core/qr3/state_reg[7][4]_i_3/O
                         net (fo=2, routed)           0.806    18.497    core/qr3/qr3_b_prim[4]
    SLICE_X69Y18                                                      r  core/qr3/state_reg[4][4]_i_1/I0
    SLICE_X69Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  core/qr3/state_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.000    18.621    core/state_new[4]__0[4]
    SLICE_X69Y18         FDRE                                         r  core/state_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.548    19.450    core/clk_IBUF_BUFG
    SLICE_X69Y18         FDRE                                         r  core/state_reg_reg[4][4]/C
                         clock pessimism              0.457    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X69Y18         FDRE (Setup_fdre_C_D)        0.031    19.902    core/state_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         19.902    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.592ns  (logic 7.462ns (54.899%)  route 6.130ns (45.101%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 19.453 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.650 r  core/qr3/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.635    17.285    core/qr3/qr3_c_prim[31]
    SLICE_X78Y27                                                      r  core/qr3/state_reg[7][6]_i_3/I0
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.307    17.592 r  core/qr3/state_reg[7][6]_i_3/O
                         net (fo=2, routed)           0.847    18.439    core/qr2/qr3_b_prim[6]
    SLICE_X75Y17                                                      r  core/qr2/state_reg[7][6]_i_1/I2
    SLICE_X75Y17         LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  core/qr2/state_reg[7][6]_i_1/O
                         net (fo=1, routed)           0.000    18.563    core/state_new[7]__0[6]
    SLICE_X75Y17         FDRE                                         r  core/state_reg_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.551    19.453    core/clk_IBUF_BUFG
    SLICE_X75Y17         FDRE                                         r  core/state_reg_reg[7][6]/C
                         clock pessimism              0.457    19.910    
                         clock uncertainty           -0.035    19.874    
    SLICE_X75Y17         FDRE (Setup_fdre_C_D)        0.029    19.903    core/state_reg_reg[7][6]
  -------------------------------------------------------------------
                         required time                         19.903    
                         arrival time                         -18.563    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 7.462ns (55.010%)  route 6.103ns (44.990%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 19.452 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.650 r  core/qr3/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.635    17.285    core/qr3/qr3_c_prim[31]
    SLICE_X78Y27                                                      r  core/qr3/state_reg[7][6]_i_3/I0
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.307    17.592 r  core/qr3/state_reg[7][6]_i_3/O
                         net (fo=2, routed)           0.819    18.411    core/qr3/qr3_b_prim[6]
    SLICE_X76Y20                                                      r  core/qr3/state_reg[4][6]_i_1/I0
    SLICE_X76Y20         LUT6 (Prop_lut6_I0_O)        0.124    18.535 r  core/qr3/state_reg[4][6]_i_1/O
                         net (fo=1, routed)           0.000    18.535    core/state_new[4]__0[6]
    SLICE_X76Y20         FDRE                                         r  core/state_reg_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.550    19.452    core/clk_IBUF_BUFG
    SLICE_X76Y20         FDRE                                         r  core/state_reg_reg[4][6]/C
                         clock pessimism              0.457    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X76Y20         FDRE (Setup_fdre_C_D)        0.031    19.904    core/state_reg_reg[4][6]
  -------------------------------------------------------------------
                         required time                         19.904    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.551ns  (logic 7.380ns (54.459%)  route 6.171ns (45.541%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 19.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.574 r  core/qr3/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.655    17.229    core/qr3/qr3_c_prim[30]
    SLICE_X75Y27                                                      r  core/qr3/state_reg[7][5]_i_3/I0
    SLICE_X75Y27         LUT6 (Prop_lut6_I0_O)        0.301    17.530 r  core/qr3/state_reg[7][5]_i_3/O
                         net (fo=2, routed)           0.868    18.398    core/qr3/qr3_b_prim[5]
    SLICE_X74Y16                                                      r  core/qr3/state_reg[4][5]_i_1/I0
    SLICE_X74Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.522 r  core/qr3/state_reg[4][5]_i_1/O
                         net (fo=1, routed)           0.000    18.522    core/state_new[4]__0[5]
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.552    19.454    core/clk_IBUF_BUFG
    SLICE_X74Y16         FDRE                                         r  core/state_reg_reg[4][5]/C
                         clock pessimism              0.457    19.911    
                         clock uncertainty           -0.035    19.875    
    SLICE_X74Y16         FDRE (Setup_fdre_C_D)        0.031    19.906    core/state_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 7.354ns (54.286%)  route 6.193ns (45.714%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 19.457 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    16.335    core/qr3/b_prim1_carry__5_n_0
    SLICE_X82Y25                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.554 r  core/qr3/b_prim1_carry__6/O[0]
                         net (fo=3, routed)           0.672    17.226    core/qr3/qr3_c_prim[28]
    SLICE_X78Y29                                                      r  core/qr3/state_reg[7][3]_i_3/I0
    SLICE_X78Y29         LUT6 (Prop_lut6_I0_O)        0.295    17.521 r  core/qr3/state_reg[7][3]_i_3/O
                         net (fo=2, routed)           0.873    18.394    core/qr3/qr3_b_prim[3]
    SLICE_X78Y15                                                      r  core/qr3/state_reg[4][3]_i_1/I0
    SLICE_X78Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.518 r  core/qr3/state_reg[4][3]_i_1/O
                         net (fo=1, routed)           0.000    18.518    core/state_new[4]__0[3]
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.555    19.457    core/clk_IBUF_BUFG
    SLICE_X78Y15         FDRE                                         r  core/state_reg_reg[4][3]/C
                         clock pessimism              0.457    19.914    
                         clock uncertainty           -0.035    19.878    
    SLICE_X78Y15         FDRE (Setup_fdre_C_D)        0.031    19.909    core/state_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.518    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.539ns  (logic 7.345ns (54.251%)  route 6.194ns (45.749%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 19.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.727     4.971    core/clk_IBUF_BUFG
    SLICE_X78Y33         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.404     6.831    core/qr3/state_reg_reg[9][0]
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry_i_5__2/I2
    SLICE_X78Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  core/qr3/a_prim1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.955    core/qr3/a_prim1_carry_i_5__2_n_0
    SLICE_X78Y19                                                      r  core/qr3/a_prim1_carry/S[3]
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.356 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    core/qr3/a_prim1_carry_n_0
    SLICE_X78Y20                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    core/qr3/a_prim1_carry__0_n_0
    SLICE_X78Y21                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X78Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    core/qr3/a_prim1_carry__1_n_0
    SLICE_X78Y22                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X78Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.698    core/qr3/a_prim1_carry__2_n_0
    SLICE_X78Y23                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.812    core/qr3/a_prim1_carry__3_n_0
    SLICE_X78Y24                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.935    core/qr3/a_prim1_carry__4_n_0
    SLICE_X78Y25                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  core/qr3/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.049    core/qr3/a_prim1_carry__5_n_0
    SLICE_X78Y26                                                      r  core/qr3/a_prim1_carry__6/CI
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.383 r  core/qr3/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.714     9.097    core/qr3/p_1_in[29]
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2_i_7__2/I5
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.303     9.400 r  core/qr3/a_prim2_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.400    core/qr3/a_prim2_carry__2_i_7__2_n_0
    SLICE_X83Y21                                                      r  core/qr3/a_prim2_carry__2/S[1]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.950 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.950    core/qr3/a_prim2_carry__2_n_0
    SLICE_X83Y22                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X83Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.064    core/qr3/a_prim2_carry__3_n_0
    SLICE_X83Y23                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X83Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.178    core/qr3/a_prim2_carry__4_n_0
    SLICE_X83Y24                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X83Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.661    11.173    core/qr3/c0[25]
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X76Y24         LUT6 (Prop_lut6_I5_O)        0.303    11.476 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    11.476    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X76Y24                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X76Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.026 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.035    core/qr3/a_prim0_carry__0_n_0
    SLICE_X76Y25                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.149 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.149    core/qr3/a_prim0_carry__1_n_0
    SLICE_X76Y26                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.263 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.263    core/qr3/a_prim0_carry__2_n_0
    SLICE_X76Y27                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.377    core/qr3/a_prim0_carry__3_n_0
    SLICE_X76Y28                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.491    core/qr3/a_prim0_carry__4_n_0
    SLICE_X76Y29                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.605    core/qr3/a_prim0_carry__5_n_0
    SLICE_X76Y30                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.939 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.981    13.920    core/qr3/qr3_a_prim[29]
    SLICE_X89Y23                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.303    14.223 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.861    15.084    core/qr3/qr3_d_prim[5]
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X82Y19         LUT2 (Prop_lut2_I1_O)        0.124    15.208 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.208    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X82Y19                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X82Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.741 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.741    core/qr3/b_prim1_carry__0_n_0
    SLICE_X82Y20                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.858 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.858    core/qr3/b_prim1_carry__1_n_0
    SLICE_X82Y21                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.975    core/qr3/b_prim1_carry__2_n_0
    SLICE_X82Y22                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr3/b_prim1_carry__3_n_0
    SLICE_X82Y23                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.209    core/qr3/b_prim1_carry__4_n_0
    SLICE_X82Y24                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.524 r  core/qr3/b_prim1_carry__5/O[3]
                         net (fo=3, routed)           0.688    17.213    core/qr3/qr3_c_prim[27]
    SLICE_X74Y26                                                      r  core/qr3/state_reg[7][2]_i_3/I0
    SLICE_X74Y26         LUT6 (Prop_lut6_I0_O)        0.307    17.520 r  core/qr3/state_reg[7][2]_i_3/O
                         net (fo=2, routed)           0.866    18.385    core/qr2/qr3_b_prim[2]
    SLICE_X72Y16                                                      r  core/qr2/state_reg[7][2]_i_1/I2
    SLICE_X72Y16         LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  core/qr2/state_reg[7][2]_i_1/O
                         net (fo=1, routed)           0.000    18.509    core/state_new[7]__0[2]
    SLICE_X72Y16         FDRE                                         r  core/state_reg_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.552    19.454    core/clk_IBUF_BUFG
    SLICE_X72Y16         FDRE                                         r  core/state_reg_reg[7][2]/C
                         clock pessimism              0.457    19.911    
                         clock uncertainty           -0.035    19.875    
    SLICE_X72Y16         FDRE (Setup_fdre_C_D)        0.032    19.907    core/state_reg_reg[7][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -18.509    
  -------------------------------------------------------------------
                         slack                                  1.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data_in_reg_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.608     1.474    clk_IBUF_BUFG
    SLICE_X101Y32        FDRE                                         r  data_in_reg_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y32        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  data_in_reg_reg[9][14]/Q
                         net (fo=1, routed)           0.052     1.668    core/core_data_in[206]
    SLICE_X100Y32                                                     r  core/data_out_reg[206]_i_1/I1
    SLICE_X100Y32        LUT2 (Prop_lut2_I1_O)        0.045     1.713 r  core/data_out_reg[206]_i_1/O
                         net (fo=1, routed)           0.000     1.713    core/data_out_new[206]
    SLICE_X100Y32        FDRE                                         r  core/data_out_reg_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.875     1.990    core/clk_IBUF_BUFG
    SLICE_X100Y32        FDRE                                         r  core/data_out_reg_reg[206]/C
                         clock pessimism             -0.503     1.487    
    SLICE_X100Y32        FDRE (Hold_fdre_C_D)         0.121     1.608    core/data_out_reg_reg[206]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data_in_reg_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.600     1.466    clk_IBUF_BUFG
    SLICE_X97Y25         FDRE                                         r  data_in_reg_reg[8][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y25         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  data_in_reg_reg[8][17]/Q
                         net (fo=1, routed)           0.052     1.660    core/core_data_in[241]
    SLICE_X96Y25                                                      r  core/data_out_reg[241]_i_1/I1
    SLICE_X96Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.705 r  core/data_out_reg[241]_i_1/O
                         net (fo=1, routed)           0.000     1.705    core/data_out_new[241]
    SLICE_X96Y25         FDRE                                         r  core/data_out_reg_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     1.982    core/clk_IBUF_BUFG
    SLICE_X96Y25         FDRE                                         r  core/data_out_reg_reg[241]/C
                         clock pessimism             -0.503     1.479    
    SLICE_X96Y25         FDRE (Hold_fdre_C_D)         0.121     1.600    core/data_out_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data_in_reg_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[467]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.575     1.441    clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  data_in_reg_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  data_in_reg_reg[1][19]/Q
                         net (fo=1, routed)           0.052     1.635    core/core_data_in[467]
    SLICE_X58Y19                                                      r  core/data_out_reg[467]_i_1/I1
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.680 r  core/data_out_reg[467]_i_1/O
                         net (fo=1, routed)           0.000     1.680    core/data_out_new[467]
    SLICE_X58Y19         FDRE                                         r  core/data_out_reg_reg[467]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.842     1.957    core/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  core/data_out_reg_reg[467]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.121     1.575    core/data_out_reg_reg[467]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.611     1.477    clk_IBUF_BUFG
    SLICE_X93Y42         FDRE                                         r  data_in_reg_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  data_in_reg_reg[10][4]/Q
                         net (fo=1, routed)           0.054     1.673    core/core_data_in[164]
    SLICE_X92Y42                                                      r  core/data_out_reg[164]_i_1/I1
    SLICE_X92Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  core/data_out_reg[164]_i_1/O
                         net (fo=1, routed)           0.000     1.718    core/data_out_new[164]
    SLICE_X92Y42         FDRE                                         r  core/data_out_reg_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.881     1.996    core/clk_IBUF_BUFG
    SLICE_X92Y42         FDRE                                         r  core/data_out_reg_reg[164]/C
                         clock pessimism             -0.506     1.490    
    SLICE_X92Y42         FDRE (Hold_fdre_C_D)         0.121     1.611    core/data_out_reg_reg[164]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[13][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.608     1.474    clk_IBUF_BUFG
    SLICE_X97Y33         FDRE                                         r  data_in_reg_reg[13][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  data_in_reg_reg[13][12]/Q
                         net (fo=1, routed)           0.054     1.670    core/core_data_in[76]
    SLICE_X96Y33                                                      r  core/data_out_reg[76]_i_1/I1
    SLICE_X96Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.715 r  core/data_out_reg[76]_i_1/O
                         net (fo=1, routed)           0.000     1.715    core/data_out_new[76]
    SLICE_X96Y33         FDRE                                         r  core/data_out_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.876     1.991    core/clk_IBUF_BUFG
    SLICE_X96Y33         FDRE                                         r  core/data_out_reg_reg[76]/C
                         clock pessimism             -0.504     1.487    
    SLICE_X96Y33         FDRE (Hold_fdre_C_D)         0.121     1.608    core/data_out_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.607     1.473    clk_IBUF_BUFG
    SLICE_X97Y32         FDRE                                         r  data_in_reg_reg[14][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y32         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  data_in_reg_reg[14][11]/Q
                         net (fo=1, routed)           0.054     1.669    core/core_data_in[43]
    SLICE_X96Y32                                                      r  core/data_out_reg[43]_i_1/I1
    SLICE_X96Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.714 r  core/data_out_reg[43]_i_1/O
                         net (fo=1, routed)           0.000     1.714    core/data_out_new[43]
    SLICE_X96Y32         FDRE                                         r  core/data_out_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.875     1.990    core/clk_IBUF_BUFG
    SLICE_X96Y32         FDRE                                         r  core/data_out_reg_reg[43]/C
                         clock pessimism             -0.504     1.486    
    SLICE_X96Y32         FDRE (Hold_fdre_C_D)         0.121     1.607    core/data_out_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.609     1.475    clk_IBUF_BUFG
    SLICE_X95Y35         FDRE                                         r  data_in_reg_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y35         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  data_in_reg_reg[12][15]/Q
                         net (fo=1, routed)           0.054     1.671    core/core_data_in[111]
    SLICE_X94Y35                                                      r  core/data_out_reg[111]_i_1/I1
    SLICE_X94Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.716 r  core/data_out_reg[111]_i_1/O
                         net (fo=1, routed)           0.000     1.716    core/data_out_new[111]
    SLICE_X94Y35         FDRE                                         r  core/data_out_reg_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.878     1.993    core/clk_IBUF_BUFG
    SLICE_X94Y35         FDRE                                         r  core/data_out_reg_reg[111]/C
                         clock pessimism             -0.505     1.488    
    SLICE_X94Y35         FDRE (Hold_fdre_C_D)         0.121     1.609    core/data_out_reg_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 data_in_reg_reg[11][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.601     1.467    clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  data_in_reg_reg[11][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  data_in_reg_reg[11][19]/Q
                         net (fo=1, routed)           0.056     1.665    core/core_data_in[147]
    SLICE_X98Y24                                                      r  core/data_out_reg[147]_i_1/I1
    SLICE_X98Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.710 r  core/data_out_reg[147]_i_1/O
                         net (fo=1, routed)           0.000     1.710    core/data_out_new[147]
    SLICE_X98Y24         FDRE                                         r  core/data_out_reg_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     1.982    core/clk_IBUF_BUFG
    SLICE_X98Y24         FDRE                                         r  core/data_out_reg_reg[147]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X98Y24         FDRE (Hold_fdre_C_D)         0.120     1.600    core/data_out_reg_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[6][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.579     1.445    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  data_in_reg_reg[6][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data_in_reg_reg[6][25]/Q
                         net (fo=1, routed)           0.080     1.667    core/core_data_in[313]
    SLICE_X62Y17                                                      r  core/data_out_reg[313]_i_1/I1
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.712 r  core/data_out_reg[313]_i_1/O
                         net (fo=1, routed)           0.000     1.712    core/data_out_new[313]
    SLICE_X62Y17         FDRE                                         r  core/data_out_reg_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.845     1.960    core/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  core/data_out_reg_reg[313]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.121     1.579    core/data_out_reg_reg[313]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 data_in_reg_reg[7][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[283]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.583     1.449    clk_IBUF_BUFG
    SLICE_X68Y14         FDRE                                         r  data_in_reg_reg[7][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y14         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  data_in_reg_reg[7][27]/Q
                         net (fo=1, routed)           0.053     1.643    core/core_data_in[283]
    SLICE_X69Y14                                                      r  core/data_out_reg[283]_i_1/I1
    SLICE_X69Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.688 r  core/data_out_reg[283]_i_1/O
                         net (fo=1, routed)           0.000     1.688    core/data_out_new[283]
    SLICE_X69Y14         FDRE                                         r  core/data_out_reg_reg[283]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.849     1.964    core/clk_IBUF_BUFG
    SLICE_X69Y14         FDRE                                         r  core/data_out_reg_reg[283]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X69Y14         FDRE (Hold_fdre_C_D)         0.092     1.554    core/data_out_reg_reg[283]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X96Y23    core/data_out_reg_reg[189]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X97Y23    core/data_out_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X100Y24   core/data_out_reg_reg[190]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X96Y24    core/data_out_reg_reg[191]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X95Y30    core/data_out_reg_reg[192]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y40    core/data_out_reg_reg[193]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y40    core/data_out_reg_reg[194]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y39    core/data_out_reg_reg[195]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X91Y40    core/data_out_reg_reg[196]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X77Y31    core/qr_ctr_reg_reg_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X79Y31    core/qr_ctr_reg_reg_rep__5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X79Y31    core/qr_ctr_reg_reg_rep__7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X86Y28    core/state_reg_reg[13][26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X86Y28    core/state_reg_reg[13][27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X60Y16    data_in_reg_reg[4][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X60Y16    data_in_reg_reg[4][25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X94Y27    key_reg_reg[5][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X94Y27    key_reg_reg[5][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X98Y23    core/data_out_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X91Y40    core/data_out_reg_reg[193]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X91Y40    core/data_out_reg_reg[194]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X91Y40    core/data_out_reg_reg[196]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X56Y20    core/data_out_reg_reg[308]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y16    core/data_out_reg_reg[411]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X66Y16    core/data_out_reg_reg[413]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X64Y16    core/data_out_reg_reg[415]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X81Y41    core/data_out_reg_reg[417]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X95Y21    core/data_out_reg_reg[63]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X86Y38    core/data_out_reg_reg[66]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.123ns  (logic 4.313ns (18.654%)  route 18.810ns (81.346%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        11.753    12.711    core/addr_IBUF[1]
    SLICE_X61Y17                                                      r  core/read_data_OBUF[25]_inst_i_10/I2
    SLICE_X61Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.835 r  core/read_data_OBUF[25]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.835    core/read_data_OBUF[25]_inst_i_10_n_0
    SLICE_X61Y17                                                      r  core/read_data_OBUF[25]_inst_i_6/I1
    SLICE_X61Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    13.052 r  core/read_data_OBUF[25]_inst_i_6/O
                         net (fo=1, routed)           1.302    14.354    core/read_data_OBUF[25]_inst_i_6_n_0
    SLICE_X80Y13                                                      r  core/read_data_OBUF[25]_inst_i_3/I0
    SLICE_X80Y13         LUT6 (Prop_lut6_I0_O)        0.299    14.653 r  core/read_data_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.827    15.480    core/read_data_OBUF[25]_inst_i_3_n_0
    SLICE_X78Y13                                                      r  core/read_data_OBUF[25]_inst_i_1/I3
    SLICE_X78Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.604 r  core/read_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.927    20.532    read_data_OBUF[25]
    M16                                                               r  read_data_OBUF[25]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.591    23.123 r  read_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    23.123    read_data[25]
    M16                                                               r  read_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.930ns  (logic 4.313ns (18.809%)  route 18.617ns (81.191%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        11.143    12.101    core/addr_IBUF[1]
    SLICE_X58Y20                                                      r  core/read_data_OBUF[19]_inst_i_9/I2
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.225 r  core/read_data_OBUF[19]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.225    core/read_data_OBUF[19]_inst_i_9_n_0
    SLICE_X58Y20                                                      r  core/read_data_OBUF[19]_inst_i_6/I0
    SLICE_X58Y20         MUXF7 (Prop_muxf7_I0_O)      0.209    12.434 r  core/read_data_OBUF[19]_inst_i_6/O
                         net (fo=1, routed)           1.864    14.297    core/read_data_OBUF[19]_inst_i_6_n_0
    SLICE_X88Y13                                                      r  core/read_data_OBUF[19]_inst_i_3/I0
    SLICE_X88Y13         LUT6 (Prop_lut6_I0_O)        0.297    14.594 r  core/read_data_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.890    15.485    core/read_data_OBUF[19]_inst_i_3_n_0
    SLICE_X88Y13                                                      r  core/read_data_OBUF[19]_inst_i_1/I3
    SLICE_X88Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.609 r  core/read_data_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           4.720    20.329    read_data_OBUF[19]
    K21                                                               r  read_data_OBUF[19]_inst/I
    K21                  OBUF (Prop_obuf_I_O)         2.601    22.930 r  read_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000    22.930    read_data[19]
    K21                                                               r  read_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.794ns  (logic 4.316ns (18.937%)  route 18.477ns (81.063%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.009    13.966    core/addr_IBUF[1]
    SLICE_X72Y29                                                      r  core/read_data_OBUF[15]_inst_i_10/I2
    SLICE_X72Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.090 r  core/read_data_OBUF[15]_inst_i_10/O
                         net (fo=1, routed)           0.000    14.090    core/read_data_OBUF[15]_inst_i_10_n_0
    SLICE_X72Y29                                                      r  core/read_data_OBUF[15]_inst_i_6/I1
    SLICE_X72Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    14.307 r  core/read_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           1.617    15.924    core/read_data_OBUF[15]_inst_i_6_n_0
    SLICE_X91Y35                                                      r  core/read_data_OBUF[15]_inst_i_3/I0
    SLICE_X91Y35         LUT6 (Prop_lut6_I0_O)        0.299    16.223 r  core/read_data_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.263    16.486    core/read_data_OBUF[15]_inst_i_3_n_0
    SLICE_X91Y35                                                      r  core/read_data_OBUF[15]_inst_i_1/I3
    SLICE_X91Y35         LUT6 (Prop_lut6_I3_O)        0.124    16.610 r  core/read_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.589    20.199    read_data_OBUF[15]
    L18                                                               r  read_data_OBUF[15]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         2.595    22.794 r  read_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000    22.794    read_data[15]
    L18                                                               r  read_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.774ns  (logic 4.321ns (18.972%)  route 18.453ns (81.028%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        11.548    12.506    core/addr_IBUF[1]
    SLICE_X58Y22                                                      r  core/read_data_OBUF[22]_inst_i_10/I2
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.630 r  core/read_data_OBUF[22]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.630    core/read_data_OBUF[22]_inst_i_10_n_0
    SLICE_X58Y22                                                      r  core/read_data_OBUF[22]_inst_i_6/I1
    SLICE_X58Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    12.844 r  core/read_data_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           1.108    13.952    core/read_data_OBUF[22]_inst_i_6_n_0
    SLICE_X67Y16                                                      r  core/read_data_OBUF[22]_inst_i_3/I0
    SLICE_X67Y16         LUT6 (Prop_lut6_I0_O)        0.297    14.249 r  core/read_data_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.862    15.111    core/read_data_OBUF[22]_inst_i_3_n_0
    SLICE_X69Y16                                                      r  core/read_data_OBUF[22]_inst_i_1/I3
    SLICE_X69Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.235 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.935    20.170    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    22.774 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    22.774    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.753ns  (logic 3.967ns (17.436%)  route 18.786ns (82.564%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.123    14.081    addr_IBUF[1]
    SLICE_X74Y30                                                      r  read_data_OBUF[4]_inst_i_4/I2
    SLICE_X74Y30         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  read_data_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.422    15.628    read_data_OBUF[4]_inst_i_4_n_0
    SLICE_X92Y33                                                      r  read_data_OBUF[4]_inst_i_2/I1
    SLICE_X92Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.752 r  read_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.366    17.117    core/read_data[4]
    SLICE_X92Y48                                                      r  core/read_data_OBUF[4]_inst_i_1/I1
    SLICE_X92Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.875    20.116    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         2.637    22.753 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.753    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.657ns  (logic 4.327ns (19.099%)  route 18.330ns (80.901%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.119    14.077    core/addr_IBUF[1]
    SLICE_X70Y33                                                      r  core/read_data_OBUF[14]_inst_i_10/I2
    SLICE_X70Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.201 r  core/read_data_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.000    14.201    core/read_data_OBUF[14]_inst_i_10_n_0
    SLICE_X70Y33                                                      r  core/read_data_OBUF[14]_inst_i_6/I1
    SLICE_X70Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    14.418 r  core/read_data_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           1.340    15.758    core/read_data_OBUF[14]_inst_i_6_n_0
    SLICE_X95Y35                                                      r  core/read_data_OBUF[14]_inst_i_3/I0
    SLICE_X95Y35         LUT6 (Prop_lut6_I0_O)        0.299    16.057 r  core/read_data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.490    core/read_data_OBUF[14]_inst_i_3_n_0
    SLICE_X95Y35                                                      r  core/read_data_OBUF[14]_inst_i_1/I3
    SLICE_X95Y35         LUT6 (Prop_lut6_I3_O)        0.124    16.614 r  core/read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.438    20.052    read_data_OBUF[14]
    L19                                                               r  read_data_OBUF[14]_inst/I
    L19                  OBUF (Prop_obuf_I_O)         2.606    22.657 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    22.657    read_data[14]
    L19                                                               r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.635ns  (logic 4.380ns (19.349%)  route 18.256ns (80.651%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        11.684    12.642    core/addr_IBUF[1]
    SLICE_X61Y18                                                      r  core/read_data_OBUF[30]_inst_i_10/I2
    SLICE_X61Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.766 r  core/read_data_OBUF[30]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.766    core/read_data_OBUF[30]_inst_i_10_n_0
    SLICE_X61Y18                                                      r  core/read_data_OBUF[30]_inst_i_6/I1
    SLICE_X61Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    12.983 r  core/read_data_OBUF[30]_inst_i_6/O
                         net (fo=1, routed)           1.150    14.133    core/read_data_OBUF[30]_inst_i_6_n_0
    SLICE_X81Y13                                                      r  core/read_data_OBUF[30]_inst_i_3/I0
    SLICE_X81Y13         LUT6 (Prop_lut6_I0_O)        0.299    14.432 r  core/read_data_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.151    14.583    core/read_data_OBUF[30]_inst_i_3_n_0
    SLICE_X81Y13                                                      r  core/read_data_OBUF[30]_inst_i_1/I3
    SLICE_X81Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.707 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.270    19.977    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    22.635 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    22.635    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.609ns  (logic 4.403ns (19.476%)  route 18.206ns (80.523%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        11.612    12.569    core/addr_IBUF[1]
    SLICE_X58Y18                                                      r  core/read_data_OBUF[28]_inst_i_10/I2
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.693 r  core/read_data_OBUF[28]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.693    core/read_data_OBUF[28]_inst_i_10_n_0
    SLICE_X58Y18                                                      r  core/read_data_OBUF[28]_inst_i_6/I1
    SLICE_X58Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    12.907 r  core/read_data_OBUF[28]_inst_i_6/O
                         net (fo=1, routed)           1.522    14.429    core/read_data_OBUF[28]_inst_i_6_n_0
    SLICE_X83Y13                                                      r  core/read_data_OBUF[28]_inst_i_3/I0
    SLICE_X83Y13         LUT6 (Prop_lut6_I0_O)        0.297    14.726 r  core/read_data_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.151    14.877    core/read_data_OBUF[28]_inst_i_3_n_0
    SLICE_X83Y13                                                      r  core/read_data_OBUF[28]_inst_i_1/I3
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.001 r  core/read_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.921    19.922    read_data_OBUF[28]
    N17                                                               r  read_data_OBUF[28]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.687    22.609 r  read_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    22.609    read_data[28]
    N17                                                               r  read_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.571ns  (logic 4.306ns (19.077%)  route 18.265ns (80.923%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        12.633    13.590    core/addr_IBUF[1]
    SLICE_X67Y30                                                      r  core/read_data_OBUF[13]_inst_i_10/I2
    SLICE_X67Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.714 r  core/read_data_OBUF[13]_inst_i_10/O
                         net (fo=1, routed)           0.000    13.714    core/read_data_OBUF[13]_inst_i_10_n_0
    SLICE_X67Y30                                                      r  core/read_data_OBUF[13]_inst_i_6/I1
    SLICE_X67Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.931 r  core/read_data_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           1.930    15.862    core/read_data_OBUF[13]_inst_i_6_n_0
    SLICE_X95Y33                                                      r  core/read_data_OBUF[13]_inst_i_3/I0
    SLICE_X95Y33         LUT6 (Prop_lut6_I0_O)        0.299    16.161 r  core/read_data_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.594    core/read_data_OBUF[13]_inst_i_3_n_0
    SLICE_X95Y33                                                      r  core/read_data_OBUF[13]_inst_i_1/I3
    SLICE_X95Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.718 r  core/read_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.269    19.987    read_data_OBUF[13]
    M19                                                               r  read_data_OBUF[13]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         2.584    22.571 r  read_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    22.571    read_data[13]
    M19                                                               r  read_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.534ns  (logic 4.325ns (19.191%)  route 18.209ns (80.809%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        11.804    12.762    core/addr_IBUF[1]
    SLICE_X61Y22                                                      r  core/read_data_OBUF[23]_inst_i_10/I2
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.886 r  core/read_data_OBUF[23]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.886    core/read_data_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y22                                                      r  core/read_data_OBUF[23]_inst_i_6/I1
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    13.103 r  core/read_data_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.606    13.709    core/read_data_OBUF[23]_inst_i_6_n_0
    SLICE_X65Y19                                                      r  core/read_data_OBUF[23]_inst_i_3/I0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.299    14.008 r  core/read_data_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.877    14.884    core/read_data_OBUF[23]_inst_i_3_n_0
    SLICE_X65Y19                                                      r  core/read_data_OBUF[23]_inst_i_1/I3
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124    15.008 r  core/read_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.923    19.931    read_data_OBUF[23]
    K18                                                               r  read_data_OBUF[23]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         2.603    22.534 r  read_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000    22.534    read_data[23]
    K18                                                               r  read_data[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.384ns (43.648%)  route 1.786ns (56.352%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    P17                                                               f  we_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  we_IBUF_inst/O
                         net (fo=62, routed)          0.925     1.134    core/we_IBUF
    SLICE_X95Y43                                                      f  core/read_data_OBUF[2]_inst_i_1/I0
    SLICE_X95Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.179 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.861     2.040    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     3.170 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.170    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.202ns  (logic 1.374ns (42.899%)  route 1.829ns (57.101%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.967     1.140    core/addr_IBUF[4]
    SLICE_X94Y42                                                      r  core/read_data_OBUF[1]_inst_i_1/I2
    SLICE_X94Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.185 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.047    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     3.202 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.202    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.251ns  (logic 1.380ns (42.452%)  route 1.871ns (57.548%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.979     1.160    core/addr_IBUF[6]
    SLICE_X92Y48                                                      f  core/read_data_OBUF[4]_inst_i_1/I4
    SLICE_X92Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.205 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.892     2.097    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.154     3.251 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.251    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.340ns (40.101%)  route 2.001ns (59.899%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          1.054     1.235    core/addr_IBUF[6]
    SLICE_X92Y40                                                      f  core/read_data_OBUF[0]_inst_i_1/I4
    SLICE_X92Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.947     2.227    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     3.340 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.467ns  (logic 1.381ns (39.848%)  route 2.085ns (60.152%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.071     1.245    core/addr_IBUF[4]
    SLICE_X91Y41                                                      r  core/read_data_OBUF[5]_inst_i_1/I2
    SLICE_X91Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.290 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.014     2.304    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     3.467 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.467    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.532ns  (logic 1.398ns (39.583%)  route 2.134ns (60.417%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    P17                                                               f  we_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  we_IBUF_inst/O
                         net (fo=62, routed)          1.164     1.372    core/we_IBUF
    SLICE_X93Y38                                                      f  core/read_data_OBUF[3]_inst_i_1/I0
    SLICE_X93Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.417 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.970     2.387    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     3.532 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.532    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.603ns  (logic 1.348ns (37.423%)  route 2.255ns (62.577%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.234     1.407    core/addr_IBUF[4]
    SLICE_X90Y42                                                      r  core/read_data_OBUF[7]_inst_i_1/I2
    SLICE_X90Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.452 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.021     2.473    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     3.603 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.603    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.650ns  (logic 1.384ns (37.932%)  route 2.265ns (62.068%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    P17                                                               f  we_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  we_IBUF_inst/O
                         net (fo=62, routed)          1.225     1.434    core/we_IBUF
    SLICE_X90Y38                                                      f  core/read_data_OBUF[6]_inst_i_1/I0
    SLICE_X90Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.479 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.040     2.519    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     3.650 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.650    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.680ns  (logic 1.327ns (36.066%)  route 2.353ns (63.934%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          1.325     1.505    core/addr_IBUF[6]
    SLICE_X95Y33                                                      f  core/read_data_OBUF[13]_inst_i_1/I4
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.550 r  core/read_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.028     2.579    read_data_OBUF[13]
    M19                                                               r  read_data_OBUF[13]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         1.101     3.680 r  read_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.680    read_data[13]
    M19                                                               r  read_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.854ns  (logic 1.348ns (34.990%)  route 2.505ns (65.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          1.329     1.509    core/addr_IBUF[6]
    SLICE_X95Y35                                                      f  core/read_data_OBUF[14]_inst_i_1/I4
    SLICE_X95Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.554 r  core/read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.177     2.731    read_data_OBUF[14]
    L19                                                               r  read_data_OBUF[14]_inst/I
    L19                  OBUF (Prop_obuf_I_O)         1.123     3.854 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.854    read_data[14]
    L19                                                               r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/data_out_reg_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.784ns  (logic 3.881ns (30.356%)  route 8.903ns (69.644%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.788     5.032    core/clk_IBUF_BUFG
    SLICE_X98Y28         FDRE                                         r  core/data_out_reg_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y28         FDRE (Prop_fdre_C_Q)         0.518     5.550 r  core/data_out_reg_reg[86]/Q
                         net (fo=1, routed)           0.991     6.541    core/core_data_out[86]
    SLICE_X98Y29                                                      r  core/read_data_OBUF[22]_inst_i_12/I3
    SLICE_X98Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.665 r  core/read_data_OBUF[22]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.665    core/read_data_OBUF[22]_inst_i_12_n_0
    SLICE_X98Y29                                                      r  core/read_data_OBUF[22]_inst_i_7/I1
    SLICE_X98Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.879 r  core/read_data_OBUF[22]_inst_i_7/O
                         net (fo=1, routed)           2.115     8.994    core/read_data_OBUF[22]_inst_i_7_n_0
    SLICE_X67Y16                                                      r  core/read_data_OBUF[22]_inst_i_3/I1
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.297     9.291 r  core/read_data_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.862    10.153    core/read_data_OBUF[22]_inst_i_3_n_0
    SLICE_X69Y16                                                      r  core/read_data_OBUF[22]_inst_i_1/I3
    SLICE_X69Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.277 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.935    15.212    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    17.816 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    17.816    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.684ns  (logic 3.875ns (30.548%)  route 8.810ns (69.452%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X96Y29         FDRE                                         r  core/data_out_reg_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/data_out_reg_reg[183]/Q
                         net (fo=1, routed)           0.820     6.371    core/core_data_out[183]
    SLICE_X96Y28                                                      r  core/read_data_OBUF[23]_inst_i_11/I1
    SLICE_X96Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.495 r  core/read_data_OBUF[23]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.495    core/read_data_OBUF[23]_inst_i_11_n_0
    SLICE_X96Y28                                                      r  core/read_data_OBUF[23]_inst_i_7/I0
    SLICE_X96Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     6.704 r  core/read_data_OBUF[23]_inst_i_7/O
                         net (fo=1, routed)           2.190     8.894    core/read_data_OBUF[23]_inst_i_7_n_0
    SLICE_X65Y19                                                      r  core/read_data_OBUF[23]_inst_i_3/I1
    SLICE_X65Y19         LUT6 (Prop_lut6_I1_O)        0.297     9.191 r  core/read_data_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.877    10.067    core/read_data_OBUF[23]_inst_i_3_n_0
    SLICE_X65Y19                                                      r  core/read_data_OBUF[23]_inst_i_1/I3
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  core/read_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.923    15.114    read_data_OBUF[23]
    K18                                                               r  read_data_OBUF[23]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         2.603    17.717 r  read_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000    17.717    read_data[23]
    K18                                                               r  read_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[6][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.456ns  (logic 3.635ns (29.181%)  route 8.821ns (70.819%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.785     5.029    clk_IBUF_BUFG
    SLICE_X95Y22         FDRE                                         r  key_reg_reg[6][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y22         FDRE (Prop_fdre_C_Q)         0.419     5.448 r  key_reg_reg[6][29]/Q
                         net (fo=4, routed)           1.156     6.603    core_key[61]
    SLICE_X93Y19                                                      r  read_data_OBUF[29]_inst_i_5/I1
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.297     6.900 r  read_data_OBUF[29]_inst_i_5/O
                         net (fo=1, routed)           1.543     8.443    read_data_OBUF[29]_inst_i_5_n_0
    SLICE_X79Y13                                                      r  read_data_OBUF[29]_inst_i_2/I3
    SLICE_X79Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.567 r  read_data_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.667     9.234    core/read_data[29]
    SLICE_X79Y13                                                      r  core/read_data_OBUF[29]_inst_i_1/I1
    SLICE_X79Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  core/read_data_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           5.456    14.814    read_data_OBUF[29]
    M17                                                               r  read_data_OBUF[29]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.671    17.484 r  read_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.484    read_data[29]
    M17                                                               r  read_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[245]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.319ns  (logic 3.835ns (31.131%)  route 8.484ns (68.869%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.790     5.034    core/clk_IBUF_BUFG
    SLICE_X95Y30         FDRE                                         r  core/data_out_reg_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     5.490 r  core/data_out_reg_reg[245]/Q
                         net (fo=1, routed)           0.939     6.429    core/core_data_out[245]
    SLICE_X95Y29                                                      r  core/read_data_OBUF[21]_inst_i_11/I5
    SLICE_X95Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  core/read_data_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.553    core/read_data_OBUF[21]_inst_i_11_n_0
    SLICE_X95Y29                                                      r  core/read_data_OBUF[21]_inst_i_7/I0
    SLICE_X95Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     6.765 r  core/read_data_OBUF[21]_inst_i_7/O
                         net (fo=1, routed)           1.846     8.611    core/read_data_OBUF[21]_inst_i_7_n_0
    SLICE_X65Y17                                                      r  core/read_data_OBUF[21]_inst_i_3/I1
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.299     8.910 r  core/read_data_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.641     9.551    core/read_data_OBUF[21]_inst_i_3_n_0
    SLICE_X65Y18                                                      r  core/read_data_OBUF[21]_inst_i_1/I3
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.675 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           5.058    14.733    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    17.353 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    17.353    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[307]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.261ns  (logic 3.816ns (31.124%)  route 8.445ns (68.875%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.717     4.961    core/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  core/data_out_reg_reg[307]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.456     5.417 r  core/data_out_reg_reg[307]/Q
                         net (fo=1, routed)           0.970     6.387    core/core_data_out[307]
    SLICE_X58Y20                                                      r  core/read_data_OBUF[19]_inst_i_10/I1
    SLICE_X58Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.511 r  core/read_data_OBUF[19]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.511    core/read_data_OBUF[19]_inst_i_10_n_0
    SLICE_X58Y20                                                      r  core/read_data_OBUF[19]_inst_i_6/I1
    SLICE_X58Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     6.725 r  core/read_data_OBUF[19]_inst_i_6/O
                         net (fo=1, routed)           1.864     8.589    core/read_data_OBUF[19]_inst_i_6_n_0
    SLICE_X88Y13                                                      r  core/read_data_OBUF[19]_inst_i_3/I0
    SLICE_X88Y13         LUT6 (Prop_lut6_I0_O)        0.297     8.886 r  core/read_data_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.890     9.776    core/read_data_OBUF[19]_inst_i_3_n_0
    SLICE_X88Y13                                                      r  core/read_data_OBUF[19]_inst_i_1/I3
    SLICE_X88Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.900 r  core/read_data_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           4.720    14.620    read_data_OBUF[19]
    K21                                                               r  read_data_OBUF[19]_inst/I
    K21                  OBUF (Prop_obuf_I_O)         2.601    17.221 r  read_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000    17.221    read_data[19]
    K21                                                               r  read_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.179ns  (logic 3.634ns (29.835%)  route 8.545ns (70.165%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.784     5.028    clk_IBUF_BUFG
    SLICE_X94Y23         FDRE                                         r  key_reg_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y23         FDRE (Prop_fdre_C_Q)         0.478     5.506 r  key_reg_reg[4][8]/Q
                         net (fo=4, routed)           1.349     6.855    core_key[104]
    SLICE_X92Y22                                                      r  read_data_OBUF[8]_inst_i_5/I5
    SLICE_X92Y22         LUT6 (Prop_lut6_I5_O)        0.295     7.150 r  read_data_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           1.824     8.974    read_data_OBUF[8]_inst_i_5_n_0
    SLICE_X65Y23                                                      r  read_data_OBUF[8]_inst_i_2/I3
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.098 r  read_data_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.967    10.065    core/read_data[8]
    SLICE_X65Y25                                                      r  core/read_data_OBUF[8]_inst_i_1/I1
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.189 r  core/read_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.405    14.594    read_data_OBUF[8]
    M22                                                               r  read_data_OBUF[8]_inst/I
    M22                  OBUF (Prop_obuf_I_O)         2.613    17.206 r  read_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.206    read_data[8]
    M22                                                               r  read_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.052ns  (logic 3.419ns (28.372%)  route 8.633ns (71.628%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.785     5.029    clk_IBUF_BUFG
    SLICE_X97Y22         FDRE                                         r  key_reg_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y22         FDRE (Prop_fdre_C_Q)         0.456     5.485 r  key_reg_reg[7][10]/Q
                         net (fo=4, routed)           1.537     7.022    core_key[10]
    SLICE_X94Y27                                                      r  read_data_OBUF[10]_inst_i_5/I0
    SLICE_X94Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.146 r  read_data_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           1.941     9.087    read_data_OBUF[10]_inst_i_5_n_0
    SLICE_X68Y27                                                      r  read_data_OBUF[10]_inst_i_2/I3
    SLICE_X68Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.211 r  read_data_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.947    10.158    core/read_data[10]
    SLICE_X68Y29                                                      r  core/read_data_OBUF[10]_inst_i_1/I1
    SLICE_X68Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.282 r  core/read_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.208    14.490    read_data_OBUF[10]
    N20                                                               r  read_data_OBUF[10]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         2.591    17.081 r  read_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.081    read_data[10]
    N20                                                               r  read_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.946ns  (logic 3.825ns (32.018%)  route 8.121ns (67.982%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.788     5.032    core/clk_IBUF_BUFG
    SLICE_X95Y21         FDRE                                         r  core/data_out_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y21         FDRE (Prop_fdre_C_Q)         0.456     5.488 r  core/data_out_reg_reg[95]/Q
                         net (fo=1, routed)           0.948     6.435    core/core_data_out[95]
    SLICE_X96Y24                                                      r  core/read_data_OBUF[31]_inst_i_12/I3
    SLICE_X96Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.559 r  core/read_data_OBUF[31]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.559    core/read_data_OBUF[31]_inst_i_12_n_0
    SLICE_X96Y24                                                      r  core/read_data_OBUF[31]_inst_i_7/I1
    SLICE_X96Y24         MUXF7 (Prop_muxf7_I1_O)      0.214     6.773 r  core/read_data_OBUF[31]_inst_i_7/O
                         net (fo=1, routed)           1.540     8.313    core/read_data_OBUF[31]_inst_i_7_n_0
    SLICE_X81Y12                                                      r  core/read_data_OBUF[31]_inst_i_3/I1
    SLICE_X81Y12         LUT6 (Prop_lut6_I1_O)        0.297     8.610 r  core/read_data_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.433     9.043    core/read_data_OBUF[31]_inst_i_3_n_0
    SLICE_X81Y12                                                      r  core/read_data_OBUF[31]_inst_i_1/I3
    SLICE_X81Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.167 r  core/read_data_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           5.201    14.368    read_data_OBUF[31]
    L16                                                               r  read_data_OBUF[31]_inst/I
    L16                  OBUF (Prop_obuf_I_O)         2.610    16.978 r  read_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    16.978    read_data[31]
    L16                                                               r  read_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[411]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.828ns  (logic 3.884ns (32.841%)  route 7.943ns (67.159%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.724     4.968    core/clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  core/data_out_reg_reg[411]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  core/data_out_reg_reg[411]/Q
                         net (fo=1, routed)           1.128     6.552    core/core_data_out[411]
    SLICE_X67Y14                                                      r  core/read_data_OBUF[27]_inst_i_9/I0
    SLICE_X67Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.676 r  core/read_data_OBUF[27]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.676    core/read_data_OBUF[27]_inst_i_9_n_0
    SLICE_X67Y14                                                      r  core/read_data_OBUF[27]_inst_i_6/I0
    SLICE_X67Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     6.888 r  core/read_data_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           1.310     8.198    core/read_data_OBUF[27]_inst_i_6_n_0
    SLICE_X80Y12                                                      r  core/read_data_OBUF[27]_inst_i_3/I0
    SLICE_X80Y12         LUT6 (Prop_lut6_I0_O)        0.299     8.497 r  core/read_data_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.444     8.941    core/read_data_OBUF[27]_inst_i_3_n_0
    SLICE_X80Y12                                                      r  core/read_data_OBUF[27]_inst_i_1/I3
    SLICE_X80Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.065 r  core/read_data_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           5.061    14.126    read_data_OBUF[27]
    N18                                                               r  read_data_OBUF[27]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.669    16.795 r  read_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    16.795    read_data[27]
    N18                                                               r  read_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.764ns  (logic 3.887ns (33.043%)  route 7.877ns (66.957%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.785     5.029    core/clk_IBUF_BUFG
    SLICE_X96Y22         FDRE                                         r  core/data_out_reg_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDRE (Prop_fdre_C_Q)         0.518     5.547 r  core/data_out_reg_reg[216]/Q
                         net (fo=1, routed)           0.947     6.494    core/core_data_out[216]
    SLICE_X93Y15                                                      r  core/read_data_OBUF[24]_inst_i_11/I3
    SLICE_X93Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.618 r  core/read_data_OBUF[24]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.618    core/read_data_OBUF[24]_inst_i_11_n_0
    SLICE_X93Y15                                                      r  core/read_data_OBUF[24]_inst_i_7/I0
    SLICE_X93Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.830 r  core/read_data_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           1.052     7.882    core/read_data_OBUF[24]_inst_i_7_n_0
    SLICE_X82Y12                                                      r  core/read_data_OBUF[24]_inst_i_3/I1
    SLICE_X82Y12         LUT6 (Prop_lut6_I1_O)        0.299     8.181 r  core/read_data_OBUF[24]_inst_i_3/O
                         net (fo=1, routed)           1.213     9.394    core/read_data_OBUF[24]_inst_i_3_n_0
    SLICE_X90Y14                                                      r  core/read_data_OBUF[24]_inst_i_1/I3
    SLICE_X90Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.518 r  core/read_data_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           4.665    14.183    read_data_OBUF[24]
    J18                                                               r  read_data_OBUF[24]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         2.610    16.793 r  read_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.793    read_data[24]
    J18                                                               r  read_data[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rounds_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.429ns (52.702%)  route 1.283ns (47.298%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.613     1.479    clk_IBUF_BUFG
    SLICE_X94Y43         FDRE                                         r  rounds_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y43         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  rounds_reg_reg[2]/Q
                         net (fo=12, routed)          0.236     1.880    rounds_reg[2]
    SLICE_X95Y43                                                      r  read_data_OBUF[2]_inst_i_8/I2
    SLICE_X95Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.925 r  read_data_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.050     1.975    core/read_data_OBUF[2]_inst_i_1_1
    SLICE_X95Y43                                                      r  core/read_data_OBUF[2]_inst_i_3/I5
    SLICE_X95Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  core/read_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.155    core/read_data_OBUF[2]_inst_i_3_n_0
    SLICE_X95Y43                                                      r  core/read_data_OBUF[2]_inst_i_1/I3
    SLICE_X95Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.200 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.861     3.061    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     4.191 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.191    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.430ns (52.542%)  route 1.292ns (47.458%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.612     1.478    clk_IBUF_BUFG
    SLICE_X93Y43         FDRE                                         r  rounds_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rounds_reg_reg[4]/Q
                         net (fo=11, routed)          0.206     1.826    rounds_reg[4]
    SLICE_X92Y48                                                      r  read_data_OBUF[4]_inst_i_8/I2
    SLICE_X92Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  read_data_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.925    core/read_data_OBUF[4]_inst_i_1_1
    SLICE_X92Y48                                                      r  core/read_data_OBUF[4]_inst_i_3/I5
    SLICE_X92Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.970 r  core/read_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.110    core/read_data_OBUF[4]_inst_i_3_n_0
    SLICE_X92Y48                                                      r  core/read_data_OBUF[4]_inst_i_1/I3
    SLICE_X92Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.155 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.892     3.046    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.154     4.201 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.201    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.390ns (49.552%)  route 1.415ns (50.448%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.612     1.478    core/clk_IBUF_BUFG
    SLICE_X91Y43         FDSE                                         r  core/ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y43         FDSE (Prop_fdse_C_Q)         0.141     1.619 r  core/ready_reg_reg/Q
                         net (fo=2, routed)           0.161     1.781    core/p_4_in[0]
    SLICE_X92Y43                                                      r  core/read_data_OBUF[0]_inst_i_8/I2
    SLICE_X92Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  core/read_data_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.167     1.993    core/read_data_OBUF[0]_inst_i_8_n_0
    SLICE_X92Y40                                                      r  core/read_data_OBUF[0]_inst_i_3/I4
    SLICE_X92Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.038 r  core/read_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.178    core/read_data_OBUF[0]_inst_i_3_n_0
    SLICE_X92Y40                                                      r  core/read_data_OBUF[0]_inst_i_1/I3
    SLICE_X92Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.223 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.947     3.169    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     4.283 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.283    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.525ns (53.589%)  route 1.321ns (46.411%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.609     1.475    core/clk_IBUF_BUFG
    SLICE_X94Y34         FDRE                                         r  core/data_out_reg_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y34         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  core/data_out_reg_reg[237]/Q
                         net (fo=1, routed)           0.050     1.690    core/core_data_out[237]
    SLICE_X95Y34                                                      r  core/read_data_OBUF[13]_inst_i_11/I5
    SLICE_X95Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  core/read_data_OBUF[13]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.735    core/read_data_OBUF[13]_inst_i_11_n_0
    SLICE_X95Y34                                                      r  core/read_data_OBUF[13]_inst_i_7/I0
    SLICE_X95Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     1.797 r  core/read_data_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           0.108     1.904    core/read_data_OBUF[13]_inst_i_7_n_0
    SLICE_X95Y33                                                      r  core/read_data_OBUF[13]_inst_i_3/I1
    SLICE_X95Y33         LUT6 (Prop_lut6_I1_O)        0.108     2.012 r  core/read_data_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.147    core/read_data_OBUF[13]_inst_i_3_n_0
    SLICE_X95Y33                                                      r  core/read_data_OBUF[13]_inst_i_1/I3
    SLICE_X95Y33         LUT6 (Prop_lut6_I3_O)        0.045     2.192 r  core/read_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.028     3.221    read_data_OBUF[13]
    M19                                                               r  read_data_OBUF[13]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         1.101     4.322 r  read_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.322    read_data[13]
    M19                                                               r  read_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.420ns (49.367%)  route 1.457ns (50.633%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.606     1.472    clk_IBUF_BUFG
    SLICE_X93Y32         FDRE                                         r  key_reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  key_reg_reg[4][3]/Q
                         net (fo=4, routed)           0.184     1.797    core_key[99]
    SLICE_X93Y31                                                      r  read_data_OBUF[3]_inst_i_5/I5
    SLICE_X93Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  read_data_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.082     1.924    read_data_OBUF[3]_inst_i_5_n_0
    SLICE_X93Y31                                                      r  read_data_OBUF[3]_inst_i_2/I3
    SLICE_X93Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.969 r  read_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.221     2.190    core/read_data[3]
    SLICE_X93Y38                                                      r  core/read_data_OBUF[3]_inst_i_1/I1
    SLICE_X93Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.235 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.970     3.205    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     4.350 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.350    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.532ns (53.241%)  route 1.345ns (46.759%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.610     1.476    core/clk_IBUF_BUFG
    SLICE_X91Y38         FDRE                                         r  core/data_out_reg_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  core/data_out_reg_reg[134]/Q
                         net (fo=1, routed)           0.091     1.709    core/core_data_out[134]
    SLICE_X90Y38                                                      r  core/read_data_OBUF[6]_inst_i_11/I0
    SLICE_X90Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  core/read_data_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.754    core/read_data_OBUF[6]_inst_i_11_n_0
    SLICE_X90Y38                                                      r  core/read_data_OBUF[6]_inst_i_7/I0
    SLICE_X90Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.816 r  core/read_data_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.125     1.941    core/read_data_OBUF[6]_inst_i_7_n_0
    SLICE_X90Y38                                                      r  core/read_data_OBUF[6]_inst_i_3/I1
    SLICE_X90Y38         LUT6 (Prop_lut6_I1_O)        0.108     2.049 r  core/read_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.089     2.138    core/read_data_OBUF[6]_inst_i_3_n_0
    SLICE_X90Y38                                                      r  core/read_data_OBUF[6]_inst_i_1/I3
    SLICE_X90Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.183 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.040     3.223    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     4.354 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.354    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.431ns (49.549%)  route 1.457ns (50.451%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.612     1.478    clk_IBUF_BUFG
    SLICE_X93Y43         FDRE                                         r  rounds_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rounds_reg_reg[1]/Q
                         net (fo=12, routed)          0.290     1.909    core/Q[1]
    SLICE_X93Y43                                                      r  core/read_data_OBUF[1]_inst_i_8/I4
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  core/read_data_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.166     2.120    core/read_data_OBUF[1]_inst_i_8_n_0
    SLICE_X94Y42                                                      r  core/read_data_OBUF[1]_inst_i_3/I4
    SLICE_X94Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.165 r  core/read_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.305    core/read_data_OBUF[1]_inst_i_3_n_0
    SLICE_X94Y42                                                      r  core/read_data_OBUF[1]_inst_i_1/I3
    SLICE_X94Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.350 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.862     3.212    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     4.367 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.367    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.012ns  (logic 1.406ns (46.671%)  route 1.606ns (53.329%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.607     1.473    clk_IBUF_BUFG
    SLICE_X92Y33         FDRE                                         r  key_reg_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  key_reg_reg[6][12]/Q
                         net (fo=4, routed)           0.123     1.760    core_key[44]
    SLICE_X92Y32                                                      r  read_data_OBUF[12]_inst_i_5/I1
    SLICE_X92Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  read_data_OBUF[12]_inst_i_5/O
                         net (fo=1, routed)           0.164     1.969    read_data_OBUF[12]_inst_i_5_n_0
    SLICE_X92Y32                                                      r  read_data_OBUF[12]_inst_i_2/I3
    SLICE_X92Y32         LUT6 (Prop_lut6_I3_O)        0.045     2.014 r  read_data_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.199     2.213    core/read_data[12]
    SLICE_X94Y33                                                      r  core/read_data_OBUF[12]_inst_i_1/I1
    SLICE_X94Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.258 r  core/read_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.121     3.379    read_data_OBUF[12]
    M20                                                               r  read_data_OBUF[12]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.107     4.486 r  read_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.486    read_data[12]
    M20                                                               r  read_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.149ns  (logic 1.422ns (45.140%)  route 1.728ns (54.860%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.606     1.472    clk_IBUF_BUFG
    SLICE_X92Y32         FDRE                                         r  key_reg_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  key_reg_reg[4][14]/Q
                         net (fo=4, routed)           0.190     1.826    core_key[110]
    SLICE_X94Y30                                                      r  read_data_OBUF[14]_inst_i_5/I5
    SLICE_X94Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  read_data_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.140     2.011    read_data_OBUF[14]_inst_i_5_n_0
    SLICE_X94Y30                                                      r  read_data_OBUF[14]_inst_i_2/I3
    SLICE_X94Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.056 r  read_data_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.221     2.277    core/read_data[14]
    SLICE_X95Y35                                                      r  core/read_data_OBUF[14]_inst_i_1/I1
    SLICE_X95Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.322 r  core/read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.177     3.499    read_data_OBUF[14]
    L19                                                               r  read_data_OBUF[14]_inst/I
    L19                  OBUF (Prop_obuf_I_O)         1.123     4.622 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.622    read_data[14]
    L19                                                               r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[357]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.567ns (49.432%)  route 1.603ns (50.568%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.586     1.452    core/clk_IBUF_BUFG
    SLICE_X71Y40         FDRE                                         r  core/data_out_reg_reg[357]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  core/data_out_reg_reg[357]/Q
                         net (fo=1, routed)           0.108     1.701    core/core_data_out[357]
    SLICE_X73Y40                                                      r  core/read_data_OBUF[5]_inst_i_10/I5
    SLICE_X73Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.746 r  core/read_data_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.746    core/read_data_OBUF[5]_inst_i_10_n_0
    SLICE_X73Y40                                                      r  core/read_data_OBUF[5]_inst_i_6/I1
    SLICE_X73Y40         MUXF7 (Prop_muxf7_I1_O)      0.065     1.811 r  core/read_data_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.256     2.068    core/read_data_OBUF[5]_inst_i_6_n_0
    SLICE_X88Y41                                                      r  core/read_data_OBUF[5]_inst_i_3/I0
    SLICE_X88Y41         LUT6 (Prop_lut6_I0_O)        0.108     2.176 r  core/read_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.225     2.400    core/read_data_OBUF[5]_inst_i_3_n_0
    SLICE_X91Y41                                                      r  core/read_data_OBUF[5]_inst_i_1/I3
    SLICE_X91Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.445 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.014     3.459    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     4.622 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.622    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3703 Endpoints
Min Delay          3703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.408ns  (logic 1.206ns (6.550%)  route 17.202ns (93.450%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          3.606    18.408    data_in_reg[14][31]_i_1_n_0
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615     4.517    clk_IBUF_BUFG
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][24]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.408ns  (logic 1.206ns (6.550%)  route 17.202ns (93.450%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          3.606    18.408    data_in_reg[14][31]_i_1_n_0
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615     4.517    clk_IBUF_BUFG
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][25]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.408ns  (logic 1.206ns (6.550%)  route 17.202ns (93.450%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          3.606    18.408    data_in_reg[14][31]_i_1_n_0
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615     4.517    clk_IBUF_BUFG
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][26]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.408ns  (logic 1.206ns (6.550%)  route 17.202ns (93.450%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          3.606    18.408    data_in_reg[14][31]_i_1_n_0
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615     4.517    clk_IBUF_BUFG
    SLICE_X93Y16         FDRE                                         r  data_in_reg_reg[14][27]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.101ns  (logic 1.206ns (6.662%)  route 16.895ns (93.338%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          3.299    18.101    data_in_reg[14][31]_i_1_n_0
    SLICE_X95Y18         FDRE                                         r  data_in_reg_reg[14][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.614     4.516    clk_IBUF_BUFG
    SLICE_X95Y18         FDRE                                         r  data_in_reg_reg[14][28]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.655ns  (logic 1.206ns (6.830%)  route 16.449ns (93.170%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          2.853    17.655    data_in_reg[14][31]_i_1_n_0
    SLICE_X98Y20         FDRE                                         r  data_in_reg_reg[14][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.614     4.516    clk_IBUF_BUFG
    SLICE_X98Y20         FDRE                                         r  data_in_reg_reg[14][29]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.655ns  (logic 1.206ns (6.830%)  route 16.449ns (93.170%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          2.853    17.655    data_in_reg[14][31]_i_1_n_0
    SLICE_X98Y20         FDRE                                         r  data_in_reg_reg[14][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.614     4.516    clk_IBUF_BUFG
    SLICE_X98Y20         FDRE                                         r  data_in_reg_reg[14][30]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.613ns  (logic 1.206ns (6.846%)  route 16.407ns (93.154%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          2.811    17.613    data_in_reg[14][31]_i_1_n_0
    SLICE_X101Y22        FDRE                                         r  data_in_reg_reg[14][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X101Y22        FDRE                                         r  data_in_reg_reg[14][19]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.335ns  (logic 1.206ns (6.956%)  route 16.129ns (93.044%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          2.533    17.335    data_in_reg[14][31]_i_1_n_0
    SLICE_X98Y35         FDRE                                         r  data_in_reg_reg[14][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620     4.522    clk_IBUF_BUFG
    SLICE_X98Y35         FDRE                                         r  data_in_reg_reg[14][14]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[14][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.311ns  (logic 1.206ns (6.966%)  route 16.105ns (93.034%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        13.332    14.289    addr_IBUF[1]
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_2/I2
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  data_in_reg[14][31]_i_2/O
                         net (fo=1, routed)           0.264    14.678    data_in_reg[14][31]_i_2_n_0
    SLICE_X79Y31                                                      r  data_in_reg[14][31]_i_1/I2
    SLICE_X79Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.802 r  data_in_reg[14][31]_i_1/O
                         net (fo=32, routed)          2.509    17.311    data_in_reg[14][31]_i_1_n_0
    SLICE_X99Y21         FDRE                                         r  data_in_reg_reg[14][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.613     4.515    clk_IBUF_BUFG
    SLICE_X99Y21         FDRE                                         r  data_in_reg_reg[14][31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_data[24]
                            (input port)
  Destination:            data_in_reg_reg[9][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.198ns (24.931%)  route 0.596ns (75.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  write_data[24] (IN)
                         net (fo=0)                   0.000     0.000    write_data[24]
    W17                                                               r  write_data_IBUF[24]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  write_data_IBUF[24]_inst/O
                         net (fo=27, routed)          0.596     0.794    write_data_IBUF[24]
    SLICE_X100Y22        FDRE                                         r  data_in_reg_reg[9][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.870     1.985    clk_IBUF_BUFG
    SLICE_X100Y22        FDRE                                         r  data_in_reg_reg[9][24]/C

Slack:                    inf
  Source:                 write_data[23]
                            (input port)
  Destination:            data_in_reg_reg[8][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.188ns (22.405%)  route 0.652ns (77.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  write_data[23] (IN)
                         net (fo=0)                   0.000     0.000    write_data[23]
    W18                                                               r  write_data_IBUF[23]_inst/I
    W18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  write_data_IBUF[23]_inst/O
                         net (fo=27, routed)          0.652     0.841    write_data_IBUF[23]
    SLICE_X98Y27         FDRE                                         r  data_in_reg_reg[8][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.870     1.985    clk_IBUF_BUFG
    SLICE_X98Y27         FDRE                                         r  data_in_reg_reg[8][23]/C

Slack:                    inf
  Source:                 write_data[19]
                            (input port)
  Destination:            data_in_reg_reg[14][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.184ns (21.841%)  route 0.658ns (78.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  write_data[19] (IN)
                         net (fo=0)                   0.000     0.000    write_data[19]
    U16                                                               r  write_data_IBUF[19]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  write_data_IBUF[19]_inst/O
                         net (fo=27, routed)          0.658     0.842    write_data_IBUF[19]
    SLICE_X101Y22        FDRE                                         r  data_in_reg_reg[14][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.870     1.985    clk_IBUF_BUFG
    SLICE_X101Y22        FDRE                                         r  data_in_reg_reg[14][19]/C

Slack:                    inf
  Source:                 write_data[29]
                            (input port)
  Destination:            data_in_reg_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.206ns (23.466%)  route 0.673ns (76.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  write_data[29] (IN)
                         net (fo=0)                   0.000     0.000    write_data[29]
    AB20                                                              r  write_data_IBUF[29]_inst/I
    AB20                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_data_IBUF[29]_inst/O
                         net (fo=27, routed)          0.673     0.879    write_data_IBUF[29]
    SLICE_X100Y23        FDRE                                         r  data_in_reg_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.868     1.983    clk_IBUF_BUFG
    SLICE_X100Y23        FDRE                                         r  data_in_reg_reg[9][29]/C

Slack:                    inf
  Source:                 write_data[28]
                            (input port)
  Destination:            data_in_reg_reg[10][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.212ns (24.005%)  route 0.672ns (75.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  write_data[28] (IN)
                         net (fo=0)                   0.000     0.000    write_data[28]
    Y19                                                               r  write_data_IBUF[28]_inst/I
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  write_data_IBUF[28]_inst/O
                         net (fo=27, routed)          0.672     0.885    write_data_IBUF[28]
    SLICE_X101Y24        FDRE                                         r  data_in_reg_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     1.982    clk_IBUF_BUFG
    SLICE_X101Y24        FDRE                                         r  data_in_reg_reg[10][28]/C

Slack:                    inf
  Source:                 write_data[18]
                            (input port)
  Destination:            data_in_reg_reg[14][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.174ns (19.551%)  route 0.717ns (80.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  write_data[18] (IN)
                         net (fo=0)                   0.000     0.000    write_data[18]
    U17                                                               r  write_data_IBUF[18]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  write_data_IBUF[18]_inst/O
                         net (fo=27, routed)          0.717     0.891    write_data_IBUF[18]
    SLICE_X100Y25        FDRE                                         r  data_in_reg_reg[14][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     1.982    clk_IBUF_BUFG
    SLICE_X100Y25        FDRE                                         r  data_in_reg_reg[14][18]/C

Slack:                    inf
  Source:                 write_data[22]
                            (input port)
  Destination:            key_reg_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.239ns (26.669%)  route 0.656ns (73.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  write_data[22] (IN)
                         net (fo=0)                   0.000     0.000    write_data[22]
    W16                                                               r  write_data_IBUF[22]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  write_data_IBUF[22]_inst/O
                         net (fo=27, routed)          0.656     0.895    write_data_IBUF[22]
    SLICE_X94Y23         FDRE                                         r  key_reg_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.868     1.983    clk_IBUF_BUFG
    SLICE_X94Y23         FDRE                                         r  key_reg_reg[4][22]/C

Slack:                    inf
  Source:                 write_data[31]
                            (input port)
  Destination:            data_in_reg_reg[9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.191ns (21.357%)  route 0.704ns (78.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  write_data[31] (IN)
                         net (fo=0)                   0.000     0.000    write_data[31]
    Y21                                                               r  write_data_IBUF[31]_inst/I
    Y21                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  write_data_IBUF[31]_inst/O
                         net (fo=27, routed)          0.704     0.895    write_data_IBUF[31]
    SLICE_X95Y24         FDRE                                         r  data_in_reg_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.867     1.982    clk_IBUF_BUFG
    SLICE_X95Y24         FDRE                                         r  data_in_reg_reg[9][31]/C

Slack:                    inf
  Source:                 write_data[23]
                            (input port)
  Destination:            data_in_reg_reg[9][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.188ns (20.906%)  route 0.713ns (79.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  write_data[23] (IN)
                         net (fo=0)                   0.000     0.000    write_data[23]
    W18                                                               r  write_data_IBUF[23]_inst/I
    W18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  write_data_IBUF[23]_inst/O
                         net (fo=27, routed)          0.713     0.901    write_data_IBUF[23]
    SLICE_X99Y27         FDRE                                         r  data_in_reg_reg[9][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.870     1.985    clk_IBUF_BUFG
    SLICE_X99Y27         FDRE                                         r  data_in_reg_reg[9][23]/C

Slack:                    inf
  Source:                 write_data[20]
                            (input port)
  Destination:            data_in_reg_reg[12][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.190ns (21.043%)  route 0.714ns (78.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  write_data[20] (IN)
                         net (fo=0)                   0.000     0.000    write_data[20]
    U15                                                               r  write_data_IBUF[20]_inst/I
    U15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  write_data_IBUF[20]_inst/O
                         net (fo=27, routed)          0.714     0.904    write_data_IBUF[20]
    SLICE_X100Y27        FDRE                                         r  data_in_reg_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.870     1.985    clk_IBUF_BUFG
    SLICE_X100Y27        FDRE                                         r  data_in_reg_reg[12][20]/C





