<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Pipelined_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Pipelined_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="10.650 ns"></ZoomStartTime>
      <ZoomEndTime time="18.411 ns"></ZoomEndTime>
      <Cursor1Time time="18.870 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="340"></NameColumnWidth>
      <ValueColumnWidth column_width="100"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="13" />
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/sig_curr_pc" type="array">
      <obj_property name="ElementShortName">sig_curr_pc[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_curr_pc[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/sig_insn" type="array">
      <obj_property name="ElementShortName">sig_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_insn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/next_pc_selection/mux_select" type="logic">
      <obj_property name="ElementShortName">mux_select</obj_property>
      <obj_property name="ObjectShortName">mux_select</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/next_pc_selection/data_a" type="array">
      <obj_property name="ElementShortName">data_a[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/next_pc_selection/data_b" type="array">
      <obj_property name="ElementShortName">data_b[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/next_pc_selection/data_out" type="array">
      <obj_property name="ElementShortName">data_out[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/reg_file/read_data_a" type="array">
      <obj_property name="ElementShortName">read_data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/reg_file/read_data_b" type="array">
      <obj_property name="ElementShortName">read_data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/ctrl_unit/opcode" type="array">
      <obj_property name="ElementShortName">opcode[3:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/ctrl_unit/data_a" type="array">
      <obj_property name="ElementShortName">data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/ctrl_unit/data_b" type="array">
      <obj_property name="ElementShortName">data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Pipelined_core_TB_VHDL/UUT/ctrl_unit/jump_op" type="logic">
      <obj_property name="ElementShortName">jump_op</obj_property>
      <obj_property name="ObjectShortName">jump_op</obj_property>
   </wvobject>
</wave_config>
