Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  8 06:55:08 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.815        0.000                      0                 2652        0.066        0.000                      0                 2652        3.000        0.000                       0                  1079  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          30.678        0.000                      0                  288        0.128        0.000                      0                  288       19.500        0.000                       0                   142  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    2.528        0.000                      0                 2043        0.073        0.000                      0                 2043        4.500        0.000                       0                   933  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out2_clk_wiz_0        0.815        0.000                      0                   33        1.009        0.000                      0                   33  
clk_out2_clk_wiz_0  sys_clk_pin               3.334        0.000                      0                  322        0.066        0.000                      0                  322  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.678ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.138ns (12.897%)  route 7.686ns (87.103%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          3.059    10.537    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.512    41.515    sfx_manager/sd/clk_out2
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism             -0.001    41.514    
                         clock uncertainty           -0.095    41.420    
    SLICE_X11Y71         FDRE (Setup_fdre_C_CE)      -0.205    41.215    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.215    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                 30.678    

Slack (MET) :             30.678ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.138ns (12.897%)  route 7.686ns (87.103%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          3.059    10.537    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.512    41.515    sfx_manager/sd/clk_out2
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism             -0.001    41.514    
                         clock uncertainty           -0.095    41.420    
    SLICE_X11Y71         FDRE (Setup_fdre_C_CE)      -0.205    41.215    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.215    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                 30.678    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 1.138ns (13.411%)  route 7.348ns (86.589%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.721    10.199    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.510    41.513    sfx_manager/sd/clk_out2
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism             -0.001    41.512    
                         clock uncertainty           -0.095    41.418    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.205    41.213    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 1.138ns (13.411%)  route 7.348ns (86.589%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.721    10.199    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.510    41.513    sfx_manager/sd/clk_out2
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism             -0.001    41.512    
                         clock uncertainty           -0.095    41.418    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.205    41.213    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.165ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 1.138ns (13.654%)  route 7.196ns (86.346%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.569    10.047    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.509    41.512    sfx_manager/sd/clk_out2
    SLICE_X11Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.205    41.212    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         41.212    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 31.165    

Slack (MET) :             31.365ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 1.138ns (13.935%)  route 7.029ns (86.065%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.402     9.880    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.506    41.509    sfx_manager/sd/clk_out2
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism             -0.001    41.508    
                         clock uncertainty           -0.095    41.414    
    SLICE_X12Y73         FDRE (Setup_fdre_C_CE)      -0.169    41.245    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 31.365    

Slack (MET) :             31.365ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 1.138ns (13.935%)  route 7.029ns (86.065%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.402     9.880    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.506    41.509    sfx_manager/sd/clk_out2
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism             -0.001    41.508    
                         clock uncertainty           -0.095    41.414    
    SLICE_X12Y73         FDRE (Setup_fdre_C_CE)      -0.169    41.245    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 31.365    

Slack (MET) :             31.657ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.138ns (14.521%)  route 6.699ns (85.479%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.072     9.550    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.504    41.507    sfx_manager/sd/clk_out2
    SLICE_X15Y75         FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.412    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205    41.207    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 31.657    

Slack (MET) :             31.657ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.138ns (14.521%)  route 6.699ns (85.479%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.072     9.550    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.504    41.507    sfx_manager/sd/clk_out2
    SLICE_X15Y75         FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.412    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205    41.207    sfx_manager/sd/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 31.657    

Slack (MET) :             31.657ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.138ns (14.521%)  route 6.699ns (85.479%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.711     1.713    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDSE (Prop_fdse_C_Q)         0.518     2.231 f  sfx_manager/sd/boot_counter_reg[26]/Q
                         net (fo=3, routed)           1.150     3.381    sfx_manager/sd/boot_counter_reg[26]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124     3.505 f  sfx_manager/sd/state[4]_i_19/O
                         net (fo=2, routed)           0.445     3.950    sfx_manager/sd/state[4]_i_19_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     4.074 r  sfx_manager/sd/state[4]_i_12/O
                         net (fo=2, routed)           0.958     5.032    sfx_manager/sd/state[4]_i_12_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=8, routed)           1.207     6.363    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.867     7.354    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.478 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.072     9.550    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.504    41.507    sfx_manager/sd/clk_out2
    SLICE_X15Y75         FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.412    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205    41.207    sfx_manager/sd/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 31.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sfx_manager/sd/boot_counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/boot_counter_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.371ns (69.868%)  route 0.160ns (30.132%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.602     0.604    sfx_manager/sd/clk_out2
    SLICE_X6Y99          FDSE                                         r  sfx_manager/sd/boot_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDSE (Prop_fdse_C_Q)         0.164     0.768 f  sfx_manager/sd/boot_counter_reg[23]/Q
                         net (fo=3, routed)           0.159     0.927    sfx_manager/sd/boot_counter_reg[23]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  sfx_manager/sd/boot_counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.972    sfx_manager/sd/boot_counter[20]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.081 r  sfx_manager/sd/boot_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.082    sfx_manager/sd/boot_counter_reg[20]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.135 r  sfx_manager/sd/boot_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.135    sfx_manager/sd/boot_counter_reg[24]_i_1_n_7
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[24]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDSE (Hold_fdse_C_D)         0.134     1.007    sfx_manager/sd/boot_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.573     0.575    sfx_manager/sd/clk_out2
    SLICE_X11Y94         FDSE                                         r  sfx_manager/sd/cmd_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDSE (Prop_fdse_C_Q)         0.141     0.716 r  sfx_manager/sd/cmd_out_reg[46]/Q
                         net (fo=1, routed)           0.087     0.803    sfx_manager/sd/cmd_out_reg_n_0_[46]
    SLICE_X10Y94         LUT4 (Prop_lut4_I0_O)        0.048     0.851 r  sfx_manager/sd/cmd_out[47]_i_2/O
                         net (fo=1, routed)           0.000     0.851    sfx_manager/sd/cmd_out[47]
    SLICE_X10Y94         FDRE                                         r  sfx_manager/sd/cmd_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.844     0.846    sfx_manager/sd/clk_out2
    SLICE_X10Y94         FDRE                                         r  sfx_manager/sd/cmd_out_reg[47]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.131     0.719    sfx_manager/sd/cmd_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sfx_manager/sd/boot_counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/boot_counter_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.384ns (70.588%)  route 0.160ns (29.412%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.602     0.604    sfx_manager/sd/clk_out2
    SLICE_X6Y99          FDSE                                         r  sfx_manager/sd/boot_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDSE (Prop_fdse_C_Q)         0.164     0.768 f  sfx_manager/sd/boot_counter_reg[23]/Q
                         net (fo=3, routed)           0.159     0.927    sfx_manager/sd/boot_counter_reg[23]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  sfx_manager/sd/boot_counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.972    sfx_manager/sd/boot_counter[20]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.081 r  sfx_manager/sd/boot_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.082    sfx_manager/sd/boot_counter_reg[20]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.148 r  sfx_manager/sd/boot_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.148    sfx_manager/sd/boot_counter_reg[24]_i_1_n_5
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDSE                                         r  sfx_manager/sd/boot_counter_reg[26]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDSE (Hold_fdse_C_D)         0.134     1.007    sfx_manager/sd/boot_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sfx_manager/sd/boot_counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/boot_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.407ns (71.781%)  route 0.160ns (28.219%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.602     0.604    sfx_manager/sd/clk_out2
    SLICE_X6Y99          FDSE                                         r  sfx_manager/sd/boot_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDSE (Prop_fdse_C_Q)         0.164     0.768 f  sfx_manager/sd/boot_counter_reg[23]/Q
                         net (fo=3, routed)           0.159     0.927    sfx_manager/sd/boot_counter_reg[23]
    SLICE_X6Y99          LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  sfx_manager/sd/boot_counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.972    sfx_manager/sd/boot_counter[20]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.081 r  sfx_manager/sd/boot_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.082    sfx_manager/sd/boot_counter_reg[20]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.171 r  sfx_manager/sd/boot_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.171    sfx_manager/sd/boot_counter_reg[24]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  sfx_manager/sd/boot_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X6Y100         FDRE                                         r  sfx_manager/sd/boot_counter_reg[25]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.007    sfx_manager/sd/boot_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sfx_manager/sd/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.573     0.575    sfx_manager/sd/clk_out2
    SLICE_X13Y95         FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  sfx_manager/sd/bit_counter_reg[7]/Q
                         net (fo=4, routed)           0.120     0.836    sfx_manager/sd/bit_counter_reg_n_0_[7]
    SLICE_X12Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.881 r  sfx_manager/sd/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.881    sfx_manager/sd/bit_counter[8]_i_1_n_0
    SLICE_X12Y95         FDRE                                         r  sfx_manager/sd/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.844     0.846    sfx_manager/sd/clk_out2
    SLICE_X12Y95         FDRE                                         r  sfx_manager/sd/bit_counter_reg[8]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.120     0.708    sfx_manager/sd/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sfx_manager/sd/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/bit_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.573     0.575    sfx_manager/sd/clk_out2
    SLICE_X13Y95         FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  sfx_manager/sd/bit_counter_reg[7]/Q
                         net (fo=4, routed)           0.124     0.840    sfx_manager/sd/bit_counter_reg_n_0_[7]
    SLICE_X12Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.885 r  sfx_manager/sd/bit_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.885    sfx_manager/sd/bit_counter[9]_i_2_n_0
    SLICE_X12Y95         FDRE                                         r  sfx_manager/sd/bit_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.844     0.846    sfx_manager/sd/clk_out2
    SLICE_X12Y95         FDRE                                         r  sfx_manager/sd/bit_counter_reg[9]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.121     0.709    sfx_manager/sd/bit_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.761%)  route 0.125ns (40.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.573     0.575    sfx_manager/sd/clk_out2
    SLICE_X13Y96         FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=7, routed)           0.125     0.841    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.886 r  sfx_manager/sd/bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.886    sfx_manager/sd/bit_counter[3]_i_1_n_0
    SLICE_X12Y96         FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.844     0.846    sfx_manager/sd/clk_out2
    SLICE_X12Y96         FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.121     0.709    sfx_manager/sd/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/return_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.403%)  route 0.135ns (41.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.574     0.576    sfx_manager/sd/clk_out2
    SLICE_X13Y97         FDRE                                         r  sfx_manager/sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  sfx_manager/sd/state_reg[1]/Q
                         net (fo=98, routed)          0.135     0.851    sfx_manager/sd/state_reg_n_0_[1]
    SLICE_X12Y97         LUT5 (Prop_lut5_I4_O)        0.048     0.899 r  sfx_manager/sd/return_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.899    sfx_manager/sd/return_state[1]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  sfx_manager/sd/return_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.845     0.847    sfx_manager/sd/clk_out2
    SLICE_X12Y97         FDRE                                         r  sfx_manager/sd/return_state_reg[1]/C
                         clock pessimism             -0.258     0.589    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.131     0.720    sfx_manager/sd/return_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.572     0.574    sfx_manager/sd/clk_out2
    SLICE_X9Y92          FDSE                                         r  sfx_manager/sd/recv_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDSE (Prop_fdse_C_Q)         0.141     0.715 r  sfx_manager/sd/recv_data_reg[2]/Q
                         net (fo=2, routed)           0.122     0.837    sfx_manager/sd/recv_data_reg_n_0_[2]
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.843     0.845    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
                         clock pessimism             -0.255     0.590    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.066     0.656    sfx_manager/sd/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/return_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.574     0.576    sfx_manager/sd/clk_out2
    SLICE_X13Y97         FDRE                                         r  sfx_manager/sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  sfx_manager/sd/state_reg[1]/Q
                         net (fo=98, routed)          0.135     0.851    sfx_manager/sd/state_reg_n_0_[1]
    SLICE_X12Y97         LUT5 (Prop_lut5_I1_O)        0.045     0.896 r  sfx_manager/sd/return_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.896    sfx_manager/sd/return_state[0]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  sfx_manager/sd/return_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.845     0.847    sfx_manager/sd/clk_out2
    SLICE_X12Y97         FDRE                                         r  sfx_manager/sd/return_state_reg[0]/C
                         clock pessimism             -0.258     0.589    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.120     0.709    sfx_manager/sd/return_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y73     sfx_manager/sd/cmd_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y73     sfx_manager/sd/cmd_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y73     sfx_manager/sd/cmd_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y72     sfx_manager/sd/cmd_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y72     sfx_manager/sd/cmd_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y75     sfx_manager/sd/cmd_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y75     sfx_manager/sd/cmd_out_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y75     sfx_manager/sd/cmd_out_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     sfx_manager/sd/cmd_out_reg[36]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     sfx_manager/sd/cmd_out_reg[37]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     sfx_manager/sd/cmd_out_reg[38]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     sfx_manager/sd/cmd_out_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y98     sfx_manager/sd/cs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92      sfx_manager/sd/dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y91      sfx_manager/sd/dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y91      sfx_manager/sd/dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y91      sfx_manager/sd/dout_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y91      sfx_manager/sd/dout_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73     sfx_manager/sd/cmd_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73     sfx_manager/sd/cmd_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y73     sfx_manager/sd/cmd_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y72     sfx_manager/sd/cmd_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y72     sfx_manager/sd/cmd_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y75     sfx_manager/sd/cmd_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y75     sfx_manager/sd/cmd_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y75     sfx_manager/sd/cmd_out_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y77     sfx_manager/sd/cmd_out_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y77     sfx_manager/sd/cmd_out_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 2.398ns (32.167%)  route 5.057ns (67.833%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.447    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.561    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.784 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.784    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X5Y56          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y56          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.395ns (32.140%)  route 5.057ns (67.860%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.447    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.781 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.781    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_6
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.374ns (31.948%)  route 5.057ns (68.052%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.447    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.760 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.760    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_4
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 2.300ns (31.263%)  route 5.057ns (68.737%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.447    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.686 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.686    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_5
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 2.284ns (31.114%)  route 5.057ns (68.886%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.447    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.670 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.670    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_7
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y55          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 2.281ns (31.085%)  route 5.057ns (68.915%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.667 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.667    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_6
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 2.260ns (30.888%)  route 5.057ns (69.112%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.646 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.646    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_4
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 2.186ns (30.182%)  route 5.057ns (69.818%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.572    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_5
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.170ns (30.027%)  route 5.057ns (69.973%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.333    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.556 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[0]
                         net (fo=1, routed)           0.000    12.556    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_7
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 2.037ns (28.715%)  route 5.057ns (71.285%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.726     5.329    sfx_manager/clk_100mhz
    SLICE_X2Y99          FDRE                                         r  sfx_manager/sample_trigger_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.478     5.807 f  sfx_manager/sample_trigger_count_reg[6]/Q
                         net (fo=3, routed)           0.655     6.461    sfx_manager/sfx3/sample_counter_reg[0]_0[6]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.295     6.756 r  sfx_manager/sfx3/fifo_i_4/O
                         net (fo=1, routed)           0.280     7.036    sfx_manager/sfx3/fifo_i_4_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  sfx_manager/sfx3/fifo_i_3/O
                         net (fo=36, routed)          3.361    10.521    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.152    10.673 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.762    11.435    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.348    11.783 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.783    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.423 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/O[3]
                         net (fo=1, routed)           0.000    12.423    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_4
    SLICE_X5Y53          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.603    15.026    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X5Y53          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)        0.062    15.311    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.299%)  route 0.170ns (54.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.566     1.485    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y70          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=8, routed)           0.170     1.797    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X0Y14         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.876     2.041    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y14         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.724    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.573     1.492    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y60         FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.092     1.726    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X10Y60         FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.844     2.009    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y60         FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.083     1.588    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.574     1.493    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/clk
    SLICE_X9Y59          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/Q
                         net (fo=1, routed)           0.087     1.721    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.766 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/gpfs.prog_full_i_i_1/O
                         net (fo=1, routed)           0.000     1.766    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg_0
    SLICE_X8Y59          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.845     2.010    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y59          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.120     1.626    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.674%)  route 0.239ns (59.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.573     1.492    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y60         FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=8, routed)           0.239     1.896    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.886     2.051    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.572    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.755    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.603     1.522    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.079     1.742    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.874     2.039    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.076     1.598    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.603     1.522    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=6, routed)           0.079     1.742    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[4]
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.874     2.039    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.075     1.597    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.603     1.522    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=6, routed)           0.079     1.742    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[5]
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.874     2.039    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.071     1.593    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.603     1.522    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.091     1.755    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[7]
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.874     2.039    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y54          FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.078     1.600    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.791%)  route 0.276ns (66.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.566     1.485    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y70          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=8, routed)           0.276     1.903    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.873     2.038    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.742    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.351%)  route 0.282ns (66.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.574     1.493    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y59         FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.282     1.916    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.883     2.048    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.569    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.752    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   sfx_manager/fs/start_offset_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   sfx_manager/fs/start_offset_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   sfx_manager/fs/start_offset_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   sfx_manager/fs/start_offset_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y57   sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73   sfx_manager/sfx2/playing_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y67  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y67  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y67  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y67  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83   sfx_manager/sfx3/sample_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83   sfx_manager/sfx3/sample_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83   sfx_manager/sfx3/sample_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83   sfx_manager/sfx3/sample_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84   sfx_manager/sfx3/sample_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84   sfx_manager/sfx3/sample_counter_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.311ns  (logic 2.493ns (46.937%)  route 2.818ns (53.063%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.629    35.232    sfx_manager/fs/clk_100mhz
    SLICE_X8Y72          FDRE                                         r  sfx_manager/fs/start_offset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518    35.750 r  sfx_manager/fs/start_offset_reg[1][0]/Q
                         net (fo=3, routed)           0.855    36.605    sfx_manager/song_start_offset[1]_2[0]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/cmd_out[11]_i_19/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[8]_i_3[0]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.242 r  sfx_manager/fs/cmd_out_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.242    sfx_manager/fs/cmd_out_reg[11]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.359 r  sfx_manager/fs/cmd_out_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.359    sfx_manager/fs/cmd_out_reg[15]_i_14_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.476 r  sfx_manager/fs/cmd_out_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.476    sfx_manager/fs/cmd_out_reg[19]_i_14_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  sfx_manager/fs/cmd_out_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.593    sfx_manager/fs/cmd_out_reg[23]_i_14_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  sfx_manager/fs/cmd_out_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.710    sfx_manager/fs/cmd_out_reg[27]_i_14_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.025 r  sfx_manager/fs/cmd_out_reg[31]_i_14/O[3]
                         net (fo=1, routed)           0.831    38.856    sfx_manager/dm/data1[23]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.307    39.163 r  sfx_manager/dm/cmd_out[31]_i_5/O
                         net (fo=1, routed)           0.726    39.890    sfx_manager/dm/cmd_out[31]_i_5_n_0
    SLICE_X12Y83         LUT5 (Prop_lut5_I4_O)        0.124    40.014 r  sfx_manager/dm/cmd_out[31]_i_2/O
                         net (fo=1, routed)           0.405    40.419    sfx_manager/sd/cmd_out_reg[31]_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I1_O)        0.124    40.543 r  sfx_manager/sd/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    40.543    sfx_manager/sd/cmd_out[31]
    SLICE_X13Y85         FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516    41.519    sfx_manager/sd/clk_out2
    SLICE_X13Y85         FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/C
                         clock pessimism              0.000    41.519    
                         clock uncertainty           -0.193    41.326    
    SLICE_X13Y85         FDRE (Setup_fdre_C_D)        0.032    41.358    sfx_manager/sd/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         41.358    
                         arrival time                         -40.543    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.180ns  (logic 2.550ns (49.227%)  route 2.630ns (50.773%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 35.314 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.711    35.314    sfx_manager/sfx0/clk_100mhz
    SLICE_X4Y70          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    35.770 r  sfx_manager/sfx0/data_request_offset_reg[3]/Q
                         net (fo=5, routed)           0.903    36.672    sfx_manager/data_request_offset[0]_13[3]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.124    36.796 r  sfx_manager/cmd_out[11]_i_20/O
                         net (fo=1, routed)           0.000    36.796    sfx_manager/fs/S[3]
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.197 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.207    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.321 r  sfx_manager/fs/cmd_out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.321    sfx_manager/fs/cmd_out_reg[15]_i_15_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.435 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.435    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.549 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.549    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.662 r  sfx_manager/fs/cmd_out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.662    sfx_manager/fs/cmd_out_reg[27]_i_15_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.776 r  sfx_manager/fs/cmd_out_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.776    sfx_manager/fs/cmd_out_reg[31]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.890 r  sfx_manager/fs/cmd_out_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.890    sfx_manager/fs/cmd_out_reg[35]_i_11_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.224 r  sfx_manager/fs/cmd_out_reg[39]_i_8/O[1]
                         net (fo=1, routed)           0.756    38.980    sfx_manager/dm/data0[29]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.303    39.283 r  sfx_manager/dm/cmd_out[37]_i_3/O
                         net (fo=1, routed)           0.469    39.752    sfx_manager/dm/cmd_out[37]_i_3_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124    39.876 r  sfx_manager/dm/cmd_out[37]_i_2/O
                         net (fo=1, routed)           0.494    40.370    sfx_manager/sd/cmd_out_reg[37]_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.494 r  sfx_manager/sd/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000    40.494    sfx_manager/sd/cmd_out[37]
    SLICE_X12Y87         FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.517    41.520    sfx_manager/sd/clk_out2
    SLICE_X12Y87         FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/C
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.193    41.327    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.081    41.408    sfx_manager/sd/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         41.408    
                         arrival time                         -40.494    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.206ns  (logic 2.376ns (45.640%)  route 2.830ns (54.360%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.629    35.232    sfx_manager/fs/clk_100mhz
    SLICE_X8Y72          FDRE                                         r  sfx_manager/fs/start_offset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518    35.750 r  sfx_manager/fs/start_offset_reg[1][0]/Q
                         net (fo=3, routed)           0.855    36.605    sfx_manager/song_start_offset[1]_2[0]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/cmd_out[11]_i_19/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[8]_i_3[0]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.242 r  sfx_manager/fs/cmd_out_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.242    sfx_manager/fs/cmd_out_reg[11]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.359 r  sfx_manager/fs/cmd_out_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.359    sfx_manager/fs/cmd_out_reg[15]_i_14_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.476 r  sfx_manager/fs/cmd_out_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.476    sfx_manager/fs/cmd_out_reg[19]_i_14_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  sfx_manager/fs/cmd_out_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.593    sfx_manager/fs/cmd_out_reg[23]_i_14_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.908 r  sfx_manager/fs/cmd_out_reg[27]_i_14/O[3]
                         net (fo=1, routed)           0.828    38.737    sfx_manager/dm/data1[19]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.307    39.044 r  sfx_manager/dm/cmd_out[27]_i_5/O
                         net (fo=1, routed)           0.710    39.754    sfx_manager/dm/cmd_out[27]_i_5_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.124    39.878 r  sfx_manager/dm/cmd_out[27]_i_2/O
                         net (fo=1, routed)           0.436    40.314    sfx_manager/sd/cmd_out_reg[27]_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124    40.438 r  sfx_manager/sd/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000    40.438    sfx_manager/sd/cmd_out[27]
    SLICE_X13Y84         FDRE                                         r  sfx_manager/sd/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.515    41.518    sfx_manager/sd/clk_out2
    SLICE_X13Y84         FDRE                                         r  sfx_manager/sd/cmd_out_reg[27]/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.193    41.325    
    SLICE_X13Y84         FDRE (Setup_fdre_C_D)        0.029    41.354    sfx_manager/sd/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         41.354    
                         arrival time                         -40.438    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.149ns  (logic 2.385ns (46.322%)  route 2.764ns (53.678%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.629    35.232    sfx_manager/fs/clk_100mhz
    SLICE_X8Y72          FDRE                                         r  sfx_manager/fs/start_offset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518    35.750 r  sfx_manager/fs/start_offset_reg[1][0]/Q
                         net (fo=3, routed)           0.855    36.605    sfx_manager/song_start_offset[1]_2[0]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/cmd_out[11]_i_19/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[8]_i_3[0]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.242 r  sfx_manager/fs/cmd_out_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.242    sfx_manager/fs/cmd_out_reg[11]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.359 r  sfx_manager/fs/cmd_out_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.359    sfx_manager/fs/cmd_out_reg[15]_i_14_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.476 r  sfx_manager/fs/cmd_out_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.476    sfx_manager/fs/cmd_out_reg[19]_i_14_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  sfx_manager/fs/cmd_out_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.593    sfx_manager/fs/cmd_out_reg[23]_i_14_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  sfx_manager/fs/cmd_out_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.710    sfx_manager/fs/cmd_out_reg[27]_i_14_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.929 r  sfx_manager/fs/cmd_out_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.652    38.581    sfx_manager/dm/data1[20]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.295    38.876 r  sfx_manager/dm/cmd_out[28]_i_3/O
                         net (fo=1, routed)           0.825    39.701    sfx_manager/dm/cmd_out[28]_i_3_n_0
    SLICE_X13Y84         LUT5 (Prop_lut5_I4_O)        0.124    39.825 r  sfx_manager/dm/cmd_out[28]_i_2/O
                         net (fo=1, routed)           0.431    40.256    sfx_manager/sd/cmd_out_reg[28]_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I1_O)        0.124    40.380 r  sfx_manager/sd/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000    40.380    sfx_manager/sd/cmd_out[28]
    SLICE_X13Y85         FDRE                                         r  sfx_manager/sd/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516    41.519    sfx_manager/sd/clk_out2
    SLICE_X13Y85         FDRE                                         r  sfx_manager/sd/cmd_out_reg[28]/C
                         clock pessimism              0.000    41.519    
                         clock uncertainty           -0.193    41.326    
    SLICE_X13Y85         FDRE (Setup_fdre_C_D)        0.029    41.355    sfx_manager/sd/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         41.355    
                         arrival time                         -40.380    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.074ns  (logic 2.506ns (49.390%)  route 2.568ns (50.610%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 35.309 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.706    35.309    sfx_manager/fs/clk_100mhz
    SLICE_X6Y76          FDRE                                         r  sfx_manager/fs/start_offset_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    35.827 r  sfx_manager/fs/start_offset_reg[2][5]/Q
                         net (fo=3, routed)           1.097    36.924    sfx_manager/song_start_offset[2]_3[5]
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    37.048 r  sfx_manager/cmd_out[15]_i_8/O
                         net (fo=1, routed)           0.000    37.048    sfx_manager/fs/cmd_out[12]_i_2[1]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.581    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  sfx_manager/fs/cmd_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.698    sfx_manager/fs/cmd_out_reg[19]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.815 r  sfx_manager/fs/cmd_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.815    sfx_manager/fs/cmd_out_reg[23]_i_3_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.932 r  sfx_manager/fs/cmd_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.932    sfx_manager/fs/cmd_out_reg[27]_i_3_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.049 r  sfx_manager/fs/cmd_out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.049    sfx_manager/fs/cmd_out_reg[31]_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.166 r  sfx_manager/fs/cmd_out_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.166    sfx_manager/fs/cmd_out_reg[35]_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.481 r  sfx_manager/fs/cmd_out_reg[39]_i_4/O[3]
                         net (fo=1, routed)           1.018    39.499    sfx_manager/dm/data2[31]
    SLICE_X12Y85         LUT5 (Prop_lut5_I1_O)        0.307    39.806 r  sfx_manager/dm/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.453    40.259    sfx_manager/sd/cmd_out_reg[39]_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.383 r  sfx_manager/sd/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000    40.383    sfx_manager/sd/cmd_out[39]
    SLICE_X12Y87         FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.517    41.520    sfx_manager/sd/clk_out2
    SLICE_X12Y87         FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/C
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.193    41.327    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.079    41.406    sfx_manager/sd/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         41.406    
                         arrival time                         -40.383    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.102ns  (logic 2.411ns (47.259%)  route 2.691ns (52.741%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.629    35.232    sfx_manager/fs/clk_100mhz
    SLICE_X8Y72          FDRE                                         r  sfx_manager/fs/start_offset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518    35.750 r  sfx_manager/fs/start_offset_reg[1][0]/Q
                         net (fo=3, routed)           0.855    36.605    sfx_manager/song_start_offset[1]_2[0]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/cmd_out[11]_i_19/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[8]_i_3[0]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.242 r  sfx_manager/fs/cmd_out_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.242    sfx_manager/fs/cmd_out_reg[11]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.359 r  sfx_manager/fs/cmd_out_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.359    sfx_manager/fs/cmd_out_reg[15]_i_14_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.476 r  sfx_manager/fs/cmd_out_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.476    sfx_manager/fs/cmd_out_reg[19]_i_14_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  sfx_manager/fs/cmd_out_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.593    sfx_manager/fs/cmd_out_reg[23]_i_14_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  sfx_manager/fs/cmd_out_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.710    sfx_manager/fs/cmd_out_reg[27]_i_14_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.949 r  sfx_manager/fs/cmd_out_reg[31]_i_14/O[2]
                         net (fo=1, routed)           0.784    38.733    sfx_manager/dm/data1[22]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.301    39.034 r  sfx_manager/dm/cmd_out[30]_i_3/O
                         net (fo=1, routed)           0.713    39.747    sfx_manager/dm/cmd_out[30]_i_3_n_0
    SLICE_X13Y84         LUT5 (Prop_lut5_I4_O)        0.124    39.871 r  sfx_manager/dm/cmd_out[30]_i_2/O
                         net (fo=1, routed)           0.338    40.209    sfx_manager/sd/cmd_out_reg[30]_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I1_O)        0.124    40.333 r  sfx_manager/sd/cmd_out[30]_i_1/O
                         net (fo=1, routed)           0.000    40.333    sfx_manager/sd/cmd_out[30]
    SLICE_X13Y85         FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516    41.519    sfx_manager/sd/clk_out2
    SLICE_X13Y85         FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/C
                         clock pessimism              0.000    41.519    
                         clock uncertainty           -0.193    41.326    
    SLICE_X13Y85         FDRE (Setup_fdre_C_D)        0.031    41.357    sfx_manager/sd/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         41.357    
                         arrival time                         -40.333    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.095ns  (logic 2.259ns (44.341%)  route 2.836ns (55.659%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.629    35.232    sfx_manager/fs/clk_100mhz
    SLICE_X8Y72          FDRE                                         r  sfx_manager/fs/start_offset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518    35.750 r  sfx_manager/fs/start_offset_reg[1][0]/Q
                         net (fo=3, routed)           0.855    36.605    sfx_manager/song_start_offset[1]_2[0]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/cmd_out[11]_i_19/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[8]_i_3[0]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.242 r  sfx_manager/fs/cmd_out_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.242    sfx_manager/fs/cmd_out_reg[11]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.359 r  sfx_manager/fs/cmd_out_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.359    sfx_manager/fs/cmd_out_reg[15]_i_14_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.476 r  sfx_manager/fs/cmd_out_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.476    sfx_manager/fs/cmd_out_reg[19]_i_14_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.791 r  sfx_manager/fs/cmd_out_reg[23]_i_14/O[3]
                         net (fo=1, routed)           0.892    38.684    sfx_manager/dm/data1[15]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.307    38.991 r  sfx_manager/dm/cmd_out[23]_i_5/O
                         net (fo=1, routed)           0.681    39.671    sfx_manager/dm/cmd_out[23]_i_5_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124    39.795 r  sfx_manager/dm/cmd_out[23]_i_2/O
                         net (fo=1, routed)           0.407    40.202    sfx_manager/sd/cmd_out_reg[23]_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.326 r  sfx_manager/sd/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000    40.326    sfx_manager/sd/cmd_out[23]
    SLICE_X15Y78         FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.509    41.512    sfx_manager/sd/clk_out2
    SLICE_X15Y78         FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.193    41.319    
    SLICE_X15Y78         FDRE (Setup_fdre_C_D)        0.031    41.350    sfx_manager/sd/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                         -40.326    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 sfx_manager/sfx1/data_request_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.009ns  (logic 1.076ns (21.480%)  route 3.933ns (78.520%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.527 - 40.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 35.309 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.706    35.309    sfx_manager/sfx1/clk_100mhz
    SLICE_X5Y76          FDRE                                         r  sfx_manager/sfx1/data_request_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456    35.765 f  sfx_manager/sfx1/data_request_offset_reg[4]/Q
                         net (fo=5, routed)           0.858    36.623    sfx_manager/sfx1/data_request_offset[1]_14[4]
    SLICE_X4Y77          LUT6 (Prop_lut6_I1_O)        0.124    36.747 r  sfx_manager/sfx1/data_request_offset[0]_i_3/O
                         net (fo=2, routed)           0.653    37.400    sfx_manager/sfx1/data_request_offset[0]_i_3_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    37.524 r  sfx_manager/sfx1/data_access_granted[2]_i_3/O
                         net (fo=4, routed)           0.704    38.227    sfx_manager/dm/data_request_flag_1
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.124    38.351 r  sfx_manager/dm/state[0]_i_6/O
                         net (fo=1, routed)           0.975    39.326    sfx_manager/dm/state[0]_i_6_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124    39.450 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=1, routed)           0.744    40.194    sfx_manager/sd/state_reg[0]_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124    40.318 r  sfx_manager/sd/state[0]_i_1/O
                         net (fo=1, routed)           0.000    40.318    sfx_manager/sd/state[0]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  sfx_manager/sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.524    41.527    sfx_manager/sd/clk_out2
    SLICE_X11Y95         FDRE                                         r  sfx_manager/sd/state_reg[0]/C
                         clock pessimism              0.000    41.527    
                         clock uncertainty           -0.193    41.334    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)        0.031    41.365    sfx_manager/sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                         -40.318    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.026ns  (logic 2.418ns (48.108%)  route 2.608ns (51.892%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 35.314 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.711    35.314    sfx_manager/sfx0/clk_100mhz
    SLICE_X4Y70          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    35.770 r  sfx_manager/sfx0/data_request_offset_reg[3]/Q
                         net (fo=5, routed)           0.903    36.672    sfx_manager/data_request_offset[0]_13[3]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.124    36.796 r  sfx_manager/cmd_out[11]_i_20/O
                         net (fo=1, routed)           0.000    36.796    sfx_manager/fs/S[3]
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.197 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.207    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.321 r  sfx_manager/fs/cmd_out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.321    sfx_manager/fs/cmd_out_reg[15]_i_15_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.435 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.435    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.549 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.549    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.662 r  sfx_manager/fs/cmd_out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.662    sfx_manager/fs/cmd_out_reg[27]_i_15_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.776 r  sfx_manager/fs/cmd_out_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.776    sfx_manager/fs/cmd_out_reg[31]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.089 r  sfx_manager/fs/cmd_out_reg[35]_i_11/O[3]
                         net (fo=1, routed)           0.722    38.811    sfx_manager/dm/data0[27]
    SLICE_X8Y84          LUT4 (Prop_lut4_I2_O)        0.306    39.117 r  sfx_manager/dm/cmd_out[35]_i_5/O
                         net (fo=1, routed)           0.471    39.588    sfx_manager/dm/cmd_out[35]_i_5_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124    39.712 r  sfx_manager/dm/cmd_out[35]_i_2/O
                         net (fo=1, routed)           0.504    40.216    sfx_manager/sd/cmd_out_reg[35]_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.340 r  sfx_manager/sd/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    40.340    sfx_manager/sd/cmd_out[35]
    SLICE_X12Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516    41.519    sfx_manager/sd/clk_out2
    SLICE_X12Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/C
                         clock pessimism              0.000    41.519    
                         clock uncertainty           -0.193    41.326    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.079    41.405    sfx_manager/sd/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         41.405    
                         arrival time                         -40.340    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.018ns  (logic 2.436ns (48.542%)  route 2.582ns (51.457%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 35.314 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.711    35.314    sfx_manager/sfx0/clk_100mhz
    SLICE_X4Y70          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    35.770 r  sfx_manager/sfx0/data_request_offset_reg[3]/Q
                         net (fo=5, routed)           0.903    36.672    sfx_manager/data_request_offset[0]_13[3]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.124    36.796 r  sfx_manager/cmd_out[11]_i_20/O
                         net (fo=1, routed)           0.000    36.796    sfx_manager/fs/S[3]
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.197 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.207    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.321 r  sfx_manager/fs/cmd_out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.321    sfx_manager/fs/cmd_out_reg[15]_i_15_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.435 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.435    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.549 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.549    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.662 r  sfx_manager/fs/cmd_out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.662    sfx_manager/fs/cmd_out_reg[27]_i_15_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.776 r  sfx_manager/fs/cmd_out_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.776    sfx_manager/fs/cmd_out_reg[31]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.110 r  sfx_manager/fs/cmd_out_reg[35]_i_11/O[1]
                         net (fo=1, routed)           0.733    38.843    sfx_manager/dm/data0[25]
    SLICE_X12Y82         LUT4 (Prop_lut4_I2_O)        0.303    39.146 r  sfx_manager/dm/cmd_out[33]_i_3/O
                         net (fo=1, routed)           0.444    39.590    sfx_manager/dm/cmd_out[33]_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124    39.714 r  sfx_manager/dm/cmd_out[33]_i_2/O
                         net (fo=1, routed)           0.494    40.208    sfx_manager/sd/cmd_out_reg[33]_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I1_O)        0.124    40.332 r  sfx_manager/sd/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000    40.332    sfx_manager/sd/cmd_out[33]
    SLICE_X12Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516    41.519    sfx_manager/sd/clk_out2
    SLICE_X12Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/C
                         clock pessimism              0.000    41.519    
                         clock uncertainty           -0.193    41.326    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.081    41.407    sfx_manager/sd/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         41.407    
                         arrival time                         -40.332    
  -------------------------------------------------------------------
                         slack                                  1.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.231ns (34.494%)  route 0.439ns (65.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[3]/Q
                         net (fo=38, routed)          0.385     2.010    sfx_manager/dm/p_0_in4_in
    SLICE_X12Y73         LUT5 (Prop_lut5_I2_O)        0.045     2.055 r  sfx_manager/dm/cmd_out[10]_i_2/O
                         net (fo=1, routed)           0.054     2.109    sfx_manager/sd/cmd_out_reg[10]_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.154 r  sfx_manager/sd/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     2.154    sfx_manager/sd/cmd_out[10]
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.829     0.831    sfx_manager/sd/clk_out2
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.024    
    SLICE_X12Y73         FDRE (Hold_fdre_C_D)         0.121     1.145    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.231ns (35.235%)  route 0.425ns (64.765%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[2]/Q
                         net (fo=38, routed)          0.260     1.885    sfx_manager/dm/p_0_in2_in
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/cmd_out[9]_i_2/O
                         net (fo=1, routed)           0.165     2.095    sfx_manager/sd/cmd_out_reg[9]_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.140 r  sfx_manager/sd/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.140    sfx_manager/sd/cmd_out[9]
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.832     0.834    sfx_manager/sd/clk_out2
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.193     1.027    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.092     1.119    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.231ns (34.817%)  route 0.432ns (65.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[3]/Q
                         net (fo=38, routed)          0.382     2.008    sfx_manager/dm/p_0_in4_in
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.045     2.053 r  sfx_manager/dm/cmd_out[14]_i_2/O
                         net (fo=1, routed)           0.050     2.103    sfx_manager/sd/cmd_out_reg[14]_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.148 r  sfx_manager/sd/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.148    sfx_manager/sd/cmd_out[14]
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.831     0.833    sfx_manager/sd/clk_out2
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.193     1.026    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.092     1.118    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.814%)  route 0.433ns (65.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[2]/Q
                         net (fo=38, routed)          0.298     1.923    sfx_manager/dm/p_0_in2_in
    SLICE_X11Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.968 r  sfx_manager/dm/cmd_out[12]_i_2/O
                         net (fo=1, routed)           0.135     2.103    sfx_manager/sd/cmd_out_reg[12]_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.148 r  sfx_manager/sd/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.148    sfx_manager/sd/cmd_out[12]
    SLICE_X11Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.829     0.831    sfx_manager/sd/clk_out2
    SLICE_X11Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.024    
    SLICE_X11Y73         FDRE (Hold_fdre_C_D)         0.091     1.115    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.231ns (34.206%)  route 0.444ns (65.794%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[3]/Q
                         net (fo=38, routed)          0.305     1.931    sfx_manager/dm/p_0_in4_in
    SLICE_X11Y72         LUT5 (Prop_lut5_I2_O)        0.045     1.976 r  sfx_manager/dm/cmd_out[8]_i_2/O
                         net (fo=1, routed)           0.139     2.115    sfx_manager/sd/cmd_out_reg[8]_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.160 r  sfx_manager/sd/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.160    sfx_manager/sd/cmd_out[8]
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.832     0.834    sfx_manager/sd/clk_out2
    SLICE_X11Y71         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.193     1.027    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.091     1.118    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.231ns (32.083%)  route 0.489ns (67.917%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[2]/Q
                         net (fo=38, routed)          0.384     2.009    sfx_manager/dm/p_0_in2_in
    SLICE_X11Y73         LUT5 (Prop_lut5_I0_O)        0.045     2.054 r  sfx_manager/dm/cmd_out[13]_i_2/O
                         net (fo=1, routed)           0.105     2.159    sfx_manager/sd/cmd_out_reg[13]_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.204 r  sfx_manager/sd/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.204    sfx_manager/sd/cmd_out[13]
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.831     0.833    sfx_manager/sd/clk_out2
    SLICE_X11Y72         FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.193     1.026    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.091     1.117    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.406ns (55.137%)  route 0.330ns (44.863%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/sfx2/clk_100mhz
    SLICE_X13Y77         FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx2/data_request_offset_reg[15]/Q
                         net (fo=4, routed)           0.092     1.718    sfx_manager/data_request_offset[2]_15[15]
    SLICE_X12Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.763 r  sfx_manager/cmd_out[23]_i_6/O
                         net (fo=1, routed)           0.000     1.763    sfx_manager/fs/cmd_out[20]_i_2[3]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.827 r  sfx_manager/fs/cmd_out_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.099     1.926    sfx_manager/dm/data2[15]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.111     2.037 r  sfx_manager/dm/cmd_out[23]_i_2/O
                         net (fo=1, routed)           0.139     2.176    sfx_manager/sd/cmd_out_reg[23]_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.221 r  sfx_manager/sd/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000     2.221    sfx_manager/sd/cmd_out[23]
    SLICE_X15Y78         FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.832     0.834    sfx_manager/sd/clk_out2
    SLICE_X15Y78         FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.193     1.027    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.092     1.119    sfx_manager/sd/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.231ns (29.915%)  route 0.541ns (70.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[3]/Q
                         net (fo=38, routed)          0.369     1.994    sfx_manager/dm/p_0_in4_in
    SLICE_X12Y73         LUT5 (Prop_lut5_I2_O)        0.045     2.039 r  sfx_manager/dm/cmd_out[11]_i_2/O
                         net (fo=1, routed)           0.172     2.212    sfx_manager/sd/cmd_out_reg[11]_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.257 r  sfx_manager/sd/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.257    sfx_manager/sd/cmd_out[11]
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.829     0.831    sfx_manager/sd/clk_out2
    SLICE_X12Y73         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.024    
    SLICE_X12Y73         FDRE (Hold_fdre_C_D)         0.120     1.144    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.487%)  route 0.527ns (69.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.565     1.484    sfx_manager/dm/clk_100mhz
    SLICE_X9Y71          FDRE                                         r  sfx_manager/dm/data_access_granted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/dm/data_access_granted_reg[3]/Q
                         net (fo=38, routed)          0.421     2.047    sfx_manager/dm/p_0_in4_in
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.045     2.092 r  sfx_manager/dm/cmd_out[18]_i_2/O
                         net (fo=1, routed)           0.105     2.197    sfx_manager/sd/cmd_out_reg[18]_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.045     2.242 r  sfx_manager/sd/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     2.242    sfx_manager/sd/cmd_out[18]
    SLICE_X15Y77         FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.831     0.833    sfx_manager/sd/clk_out2
    SLICE_X15Y77         FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.193     1.026    
    SLICE_X15Y77         FDRE (Hold_fdre_C_D)         0.091     1.117    sfx_manager/sd/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.431ns (53.308%)  route 0.378ns (46.692%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.569     1.488    sfx_manager/sfx3/clk_100mhz
    SLICE_X10Y82         FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sfx_manager/sfx3/data_request_offset_reg[16]/Q
                         net (fo=4, routed)           0.106     1.759    sfx_manager/data_request_offset[3]_16[16]
    SLICE_X11Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  sfx_manager/cmd_out[27]_i_13/O
                         net (fo=1, routed)           0.000     1.804    sfx_manager/fs/cmd_out[24]_i_2_0[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  sfx_manager/fs/cmd_out_reg[27]_i_4/O[0]
                         net (fo=1, routed)           0.170     2.044    sfx_manager/dm/data3[16]
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.107     2.151 r  sfx_manager/dm/cmd_out[24]_i_2/O
                         net (fo=1, routed)           0.101     2.252    sfx_manager/sd/cmd_out_reg[24]_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I1_O)        0.045     2.297 r  sfx_manager/sd/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000     2.297    sfx_manager/sd/cmd_out[24]
    SLICE_X14Y82         FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.836     0.838    sfx_manager/sd/clk_out2
    SLICE_X14Y82         FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.193     1.031    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.120     1.151    sfx_manager/sd/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  1.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 0.518ns (5.705%)  route 8.562ns (94.295%))
  Logic Levels:           0  
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=40, routed)          8.562    10.725    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.567    14.989    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.193    14.796    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.059    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 0.456ns (5.035%)  route 8.600ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.456     2.101 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=40, routed)          8.600    10.702    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.567    14.989    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.193    14.796    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.059    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.518ns (5.769%)  route 8.460ns (94.231%))
  Logic Levels:           0  
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=40, routed)          8.460    10.624    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.567    14.989    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.193    14.796    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.059    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 0.518ns (5.835%)  route 8.360ns (94.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=40, routed)          8.360    10.523    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y11         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.566    14.988    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.988    
                         clock uncertainty           -0.193    14.795    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.058    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.518ns (5.862%)  route 8.319ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=40, routed)          8.319    10.482    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y11         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.566    14.988    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.988    
                         clock uncertainty           -0.193    14.795    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.058    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 0.456ns (5.198%)  route 8.317ns (94.802%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.456     2.101 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=40, routed)          8.317    10.418    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y11         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.566    14.988    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.988    
                         clock uncertainty           -0.193    14.795    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.058    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 0.518ns (5.937%)  route 8.206ns (94.063%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=40, routed)          8.206    10.370    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.562    14.984    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.054    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 0.518ns (6.025%)  route 8.079ns (93.975%))
  Logic Levels:           0  
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X8Y92          FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=40, routed)          8.079    10.242    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.567    14.989    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.193    14.796    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.059    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.456ns (5.308%)  route 8.135ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.456     2.101 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=40, routed)          8.135    10.237    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.567    14.989    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.193    14.796    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.059    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 0.456ns (5.330%)  route 8.100ns (94.670%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.643     1.645    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.456     2.101 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=40, routed)          8.100    10.201    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.562    14.984    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.054    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  3.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.367ns (7.824%)  route 4.324ns (92.176%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367     1.890 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=40, routed)          4.324     6.214    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.686     5.288    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.193     5.481    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667     6.148    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.418ns (8.685%)  route 4.395ns (91.315%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.418     1.941 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=40, routed)          4.395     6.336    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.686     5.288    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.193     5.481    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.667     6.148    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.336    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.418ns (9.552%)  route 3.958ns (90.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.242ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.418     1.941 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=40, routed)          3.958     5.899    sfx_manager/fs/start_offset_reg[0][31]_0[5]
    SLICE_X8Y84          FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.639     5.242    sfx_manager/fs/clk_100mhz
    SLICE_X8Y84          FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][29]/C
                         clock pessimism              0.000     5.242    
                         clock uncertainty            0.193     5.435    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.243     5.678    sfx_manager/fs/duration_samples_reg[3][29]
  -------------------------------------------------------------------
                         required time                         -5.678    
                         arrival time                           5.899    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.418ns (8.561%)  route 4.465ns (91.439%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.418     1.941 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=40, routed)          4.465     6.406    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.681     5.283    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.283    
                         clock uncertainty            0.193     5.476    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.667     6.143    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.143    
                         arrival time                           6.406    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.367ns (7.507%)  route 4.522ns (92.493%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367     1.890 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=40, routed)          4.522     6.412    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.686     5.288    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.193     5.481    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667     6.148    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.412    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 0.418ns (8.530%)  route 4.482ns (91.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.418     1.941 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=40, routed)          4.482     6.424    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.686     5.288    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.193     5.481    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.667     6.148    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.424    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.367ns (7.428%)  route 4.574ns (92.572%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X9Y91          FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367     1.890 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=40, routed)          4.574     6.464    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.681     5.283    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.283    
                         clock uncertainty            0.193     5.476    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667     6.143    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.143    
                         arrival time                           6.464    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.418ns (9.399%)  route 4.029ns (90.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.418     1.941 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=40, routed)          4.029     5.971    sfx_manager/fs/start_offset_reg[0][31]_0[7]
    SLICE_X10Y77         FDRE                                         r  sfx_manager/fs/start_offset_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.630     5.233    sfx_manager/fs/clk_100mhz
    SLICE_X10Y77         FDRE                                         r  sfx_manager/fs/start_offset_reg[1][15]/C
                         clock pessimism              0.000     5.233    
                         clock uncertainty            0.193     5.426    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.212     5.638    sfx_manager/fs/start_offset_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           5.971    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[2][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.418ns (9.262%)  route 4.095ns (90.738%))
  Logic Levels:           0  
  Clock Path Skew:        3.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.418     1.941 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=40, routed)          4.095     6.036    sfx_manager/fs/start_offset_reg[0][31]_0[7]
    SLICE_X14Y76         FDRE                                         r  sfx_manager/fs/duration_samples_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.628     5.231    sfx_manager/fs/clk_100mhz
    SLICE_X14Y76         FDRE                                         r  sfx_manager/fs/duration_samples_reg[2][23]/C
                         clock pessimism              0.000     5.231    
                         clock uncertainty            0.193     5.424    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.246     5.670    sfx_manager/fs/duration_samples_reg[2][23]
  -------------------------------------------------------------------
                         required time                         -5.670    
                         arrival time                           6.036    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.418ns (9.051%)  route 4.200ns (90.949%))
  Logic Levels:           0  
  Clock Path Skew:        3.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.520     1.523    sfx_manager/sd/clk_out2
    SLICE_X8Y91          FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.418     1.941 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=40, routed)          4.200     6.142    sfx_manager/fs/start_offset_reg[0][31]_0[5]
    SLICE_X6Y80          FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.712     5.315    sfx_manager/fs/clk_100mhz
    SLICE_X6Y80          FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][13]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.193     5.508    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.232     5.740    sfx_manager/fs/duration_samples_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -5.740    
                         arrival time                           6.142    
  -------------------------------------------------------------------
                         slack                                  0.402    





