
stm32c0_adc_scan_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  080040ac  080040ac  000140ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041c0  080041c0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080041c0  080041c0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080041c0  080041c0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041c0  080041c0  000141c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041c4  080041c4  000141c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080041c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000010  080041d8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  080041d8  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d15a  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023bf  00000000  00000000  0002d192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  0002f558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca0  00000000  00000000  00030330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014908  00000000  00000000  00030fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000105b5  00000000  00000000  000458d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000806a9  00000000  00000000  00055e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d6536  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003120  00000000  00000000  000d6588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004094 	.word	0x08004094

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08004094 	.word	0x08004094

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_fdiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	464f      	mov	r7, r9
 8000224:	4646      	mov	r6, r8
 8000226:	46d6      	mov	lr, sl
 8000228:	0245      	lsls	r5, r0, #9
 800022a:	b5c0      	push	{r6, r7, lr}
 800022c:	0047      	lsls	r7, r0, #1
 800022e:	1c0c      	adds	r4, r1, #0
 8000230:	0a6d      	lsrs	r5, r5, #9
 8000232:	0e3f      	lsrs	r7, r7, #24
 8000234:	0fc6      	lsrs	r6, r0, #31
 8000236:	2f00      	cmp	r7, #0
 8000238:	d100      	bne.n	800023c <__aeabi_fdiv+0x1c>
 800023a:	e070      	b.n	800031e <__aeabi_fdiv+0xfe>
 800023c:	2fff      	cmp	r7, #255	; 0xff
 800023e:	d100      	bne.n	8000242 <__aeabi_fdiv+0x22>
 8000240:	e075      	b.n	800032e <__aeabi_fdiv+0x10e>
 8000242:	00eb      	lsls	r3, r5, #3
 8000244:	2580      	movs	r5, #128	; 0x80
 8000246:	04ed      	lsls	r5, r5, #19
 8000248:	431d      	orrs	r5, r3
 800024a:	2300      	movs	r3, #0
 800024c:	4699      	mov	r9, r3
 800024e:	469a      	mov	sl, r3
 8000250:	3f7f      	subs	r7, #127	; 0x7f
 8000252:	0260      	lsls	r0, r4, #9
 8000254:	0a43      	lsrs	r3, r0, #9
 8000256:	4698      	mov	r8, r3
 8000258:	0063      	lsls	r3, r4, #1
 800025a:	0e1b      	lsrs	r3, r3, #24
 800025c:	0fe4      	lsrs	r4, r4, #31
 800025e:	2b00      	cmp	r3, #0
 8000260:	d04e      	beq.n	8000300 <__aeabi_fdiv+0xe0>
 8000262:	2bff      	cmp	r3, #255	; 0xff
 8000264:	d046      	beq.n	80002f4 <__aeabi_fdiv+0xd4>
 8000266:	4642      	mov	r2, r8
 8000268:	00d0      	lsls	r0, r2, #3
 800026a:	2280      	movs	r2, #128	; 0x80
 800026c:	04d2      	lsls	r2, r2, #19
 800026e:	4302      	orrs	r2, r0
 8000270:	4690      	mov	r8, r2
 8000272:	2200      	movs	r2, #0
 8000274:	3b7f      	subs	r3, #127	; 0x7f
 8000276:	0031      	movs	r1, r6
 8000278:	1aff      	subs	r7, r7, r3
 800027a:	464b      	mov	r3, r9
 800027c:	4061      	eors	r1, r4
 800027e:	b2c9      	uxtb	r1, r1
 8000280:	4313      	orrs	r3, r2
 8000282:	2b0f      	cmp	r3, #15
 8000284:	d900      	bls.n	8000288 <__aeabi_fdiv+0x68>
 8000286:	e0b5      	b.n	80003f4 <__aeabi_fdiv+0x1d4>
 8000288:	486e      	ldr	r0, [pc, #440]	; (8000444 <__aeabi_fdiv+0x224>)
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	58c3      	ldr	r3, [r0, r3]
 800028e:	469f      	mov	pc, r3
 8000290:	2300      	movs	r3, #0
 8000292:	4698      	mov	r8, r3
 8000294:	0026      	movs	r6, r4
 8000296:	4645      	mov	r5, r8
 8000298:	4692      	mov	sl, r2
 800029a:	4653      	mov	r3, sl
 800029c:	2b02      	cmp	r3, #2
 800029e:	d100      	bne.n	80002a2 <__aeabi_fdiv+0x82>
 80002a0:	e089      	b.n	80003b6 <__aeabi_fdiv+0x196>
 80002a2:	2b03      	cmp	r3, #3
 80002a4:	d100      	bne.n	80002a8 <__aeabi_fdiv+0x88>
 80002a6:	e09e      	b.n	80003e6 <__aeabi_fdiv+0x1c6>
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d018      	beq.n	80002de <__aeabi_fdiv+0xbe>
 80002ac:	003b      	movs	r3, r7
 80002ae:	337f      	adds	r3, #127	; 0x7f
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	dd69      	ble.n	8000388 <__aeabi_fdiv+0x168>
 80002b4:	076a      	lsls	r2, r5, #29
 80002b6:	d004      	beq.n	80002c2 <__aeabi_fdiv+0xa2>
 80002b8:	220f      	movs	r2, #15
 80002ba:	402a      	ands	r2, r5
 80002bc:	2a04      	cmp	r2, #4
 80002be:	d000      	beq.n	80002c2 <__aeabi_fdiv+0xa2>
 80002c0:	3504      	adds	r5, #4
 80002c2:	012a      	lsls	r2, r5, #4
 80002c4:	d503      	bpl.n	80002ce <__aeabi_fdiv+0xae>
 80002c6:	4b60      	ldr	r3, [pc, #384]	; (8000448 <__aeabi_fdiv+0x228>)
 80002c8:	401d      	ands	r5, r3
 80002ca:	003b      	movs	r3, r7
 80002cc:	3380      	adds	r3, #128	; 0x80
 80002ce:	2bfe      	cmp	r3, #254	; 0xfe
 80002d0:	dd00      	ble.n	80002d4 <__aeabi_fdiv+0xb4>
 80002d2:	e070      	b.n	80003b6 <__aeabi_fdiv+0x196>
 80002d4:	01ad      	lsls	r5, r5, #6
 80002d6:	0a6d      	lsrs	r5, r5, #9
 80002d8:	b2d8      	uxtb	r0, r3
 80002da:	e002      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80002dc:	000e      	movs	r6, r1
 80002de:	2000      	movs	r0, #0
 80002e0:	2500      	movs	r5, #0
 80002e2:	05c0      	lsls	r0, r0, #23
 80002e4:	4328      	orrs	r0, r5
 80002e6:	07f6      	lsls	r6, r6, #31
 80002e8:	4330      	orrs	r0, r6
 80002ea:	bce0      	pop	{r5, r6, r7}
 80002ec:	46ba      	mov	sl, r7
 80002ee:	46b1      	mov	r9, r6
 80002f0:	46a8      	mov	r8, r5
 80002f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002f4:	4643      	mov	r3, r8
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d13f      	bne.n	800037a <__aeabi_fdiv+0x15a>
 80002fa:	2202      	movs	r2, #2
 80002fc:	3fff      	subs	r7, #255	; 0xff
 80002fe:	e003      	b.n	8000308 <__aeabi_fdiv+0xe8>
 8000300:	4643      	mov	r3, r8
 8000302:	2b00      	cmp	r3, #0
 8000304:	d12d      	bne.n	8000362 <__aeabi_fdiv+0x142>
 8000306:	2201      	movs	r2, #1
 8000308:	0031      	movs	r1, r6
 800030a:	464b      	mov	r3, r9
 800030c:	4061      	eors	r1, r4
 800030e:	b2c9      	uxtb	r1, r1
 8000310:	4313      	orrs	r3, r2
 8000312:	2b0f      	cmp	r3, #15
 8000314:	d834      	bhi.n	8000380 <__aeabi_fdiv+0x160>
 8000316:	484d      	ldr	r0, [pc, #308]	; (800044c <__aeabi_fdiv+0x22c>)
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	58c3      	ldr	r3, [r0, r3]
 800031c:	469f      	mov	pc, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d113      	bne.n	800034a <__aeabi_fdiv+0x12a>
 8000322:	2304      	movs	r3, #4
 8000324:	4699      	mov	r9, r3
 8000326:	3b03      	subs	r3, #3
 8000328:	2700      	movs	r7, #0
 800032a:	469a      	mov	sl, r3
 800032c:	e791      	b.n	8000252 <__aeabi_fdiv+0x32>
 800032e:	2d00      	cmp	r5, #0
 8000330:	d105      	bne.n	800033e <__aeabi_fdiv+0x11e>
 8000332:	2308      	movs	r3, #8
 8000334:	4699      	mov	r9, r3
 8000336:	3b06      	subs	r3, #6
 8000338:	27ff      	movs	r7, #255	; 0xff
 800033a:	469a      	mov	sl, r3
 800033c:	e789      	b.n	8000252 <__aeabi_fdiv+0x32>
 800033e:	230c      	movs	r3, #12
 8000340:	4699      	mov	r9, r3
 8000342:	3b09      	subs	r3, #9
 8000344:	27ff      	movs	r7, #255	; 0xff
 8000346:	469a      	mov	sl, r3
 8000348:	e783      	b.n	8000252 <__aeabi_fdiv+0x32>
 800034a:	0028      	movs	r0, r5
 800034c:	f000 f8c2 	bl	80004d4 <__clzsi2>
 8000350:	2776      	movs	r7, #118	; 0x76
 8000352:	1f43      	subs	r3, r0, #5
 8000354:	409d      	lsls	r5, r3
 8000356:	2300      	movs	r3, #0
 8000358:	427f      	negs	r7, r7
 800035a:	4699      	mov	r9, r3
 800035c:	469a      	mov	sl, r3
 800035e:	1a3f      	subs	r7, r7, r0
 8000360:	e777      	b.n	8000252 <__aeabi_fdiv+0x32>
 8000362:	4640      	mov	r0, r8
 8000364:	f000 f8b6 	bl	80004d4 <__clzsi2>
 8000368:	4642      	mov	r2, r8
 800036a:	1f43      	subs	r3, r0, #5
 800036c:	409a      	lsls	r2, r3
 800036e:	2376      	movs	r3, #118	; 0x76
 8000370:	425b      	negs	r3, r3
 8000372:	4690      	mov	r8, r2
 8000374:	1a1b      	subs	r3, r3, r0
 8000376:	2200      	movs	r2, #0
 8000378:	e77d      	b.n	8000276 <__aeabi_fdiv+0x56>
 800037a:	23ff      	movs	r3, #255	; 0xff
 800037c:	2203      	movs	r2, #3
 800037e:	e77a      	b.n	8000276 <__aeabi_fdiv+0x56>
 8000380:	000e      	movs	r6, r1
 8000382:	20ff      	movs	r0, #255	; 0xff
 8000384:	2500      	movs	r5, #0
 8000386:	e7ac      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 8000388:	2001      	movs	r0, #1
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	281b      	cmp	r0, #27
 800038e:	dca6      	bgt.n	80002de <__aeabi_fdiv+0xbe>
 8000390:	379e      	adds	r7, #158	; 0x9e
 8000392:	002a      	movs	r2, r5
 8000394:	40bd      	lsls	r5, r7
 8000396:	40c2      	lsrs	r2, r0
 8000398:	1e6b      	subs	r3, r5, #1
 800039a:	419d      	sbcs	r5, r3
 800039c:	4315      	orrs	r5, r2
 800039e:	076b      	lsls	r3, r5, #29
 80003a0:	d004      	beq.n	80003ac <__aeabi_fdiv+0x18c>
 80003a2:	230f      	movs	r3, #15
 80003a4:	402b      	ands	r3, r5
 80003a6:	2b04      	cmp	r3, #4
 80003a8:	d000      	beq.n	80003ac <__aeabi_fdiv+0x18c>
 80003aa:	3504      	adds	r5, #4
 80003ac:	016b      	lsls	r3, r5, #5
 80003ae:	d544      	bpl.n	800043a <__aeabi_fdiv+0x21a>
 80003b0:	2001      	movs	r0, #1
 80003b2:	2500      	movs	r5, #0
 80003b4:	e795      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003b6:	20ff      	movs	r0, #255	; 0xff
 80003b8:	2500      	movs	r5, #0
 80003ba:	e792      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003bc:	2580      	movs	r5, #128	; 0x80
 80003be:	2600      	movs	r6, #0
 80003c0:	20ff      	movs	r0, #255	; 0xff
 80003c2:	03ed      	lsls	r5, r5, #15
 80003c4:	e78d      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003c6:	2300      	movs	r3, #0
 80003c8:	4698      	mov	r8, r3
 80003ca:	2080      	movs	r0, #128	; 0x80
 80003cc:	03c0      	lsls	r0, r0, #15
 80003ce:	4205      	tst	r5, r0
 80003d0:	d009      	beq.n	80003e6 <__aeabi_fdiv+0x1c6>
 80003d2:	4643      	mov	r3, r8
 80003d4:	4203      	tst	r3, r0
 80003d6:	d106      	bne.n	80003e6 <__aeabi_fdiv+0x1c6>
 80003d8:	4645      	mov	r5, r8
 80003da:	4305      	orrs	r5, r0
 80003dc:	026d      	lsls	r5, r5, #9
 80003de:	0026      	movs	r6, r4
 80003e0:	20ff      	movs	r0, #255	; 0xff
 80003e2:	0a6d      	lsrs	r5, r5, #9
 80003e4:	e77d      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003e6:	2080      	movs	r0, #128	; 0x80
 80003e8:	03c0      	lsls	r0, r0, #15
 80003ea:	4305      	orrs	r5, r0
 80003ec:	026d      	lsls	r5, r5, #9
 80003ee:	20ff      	movs	r0, #255	; 0xff
 80003f0:	0a6d      	lsrs	r5, r5, #9
 80003f2:	e776      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003f4:	4642      	mov	r2, r8
 80003f6:	016b      	lsls	r3, r5, #5
 80003f8:	0150      	lsls	r0, r2, #5
 80003fa:	4283      	cmp	r3, r0
 80003fc:	d219      	bcs.n	8000432 <__aeabi_fdiv+0x212>
 80003fe:	221b      	movs	r2, #27
 8000400:	2500      	movs	r5, #0
 8000402:	3f01      	subs	r7, #1
 8000404:	2601      	movs	r6, #1
 8000406:	001c      	movs	r4, r3
 8000408:	006d      	lsls	r5, r5, #1
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	2c00      	cmp	r4, #0
 800040e:	db01      	blt.n	8000414 <__aeabi_fdiv+0x1f4>
 8000410:	4298      	cmp	r0, r3
 8000412:	d801      	bhi.n	8000418 <__aeabi_fdiv+0x1f8>
 8000414:	1a1b      	subs	r3, r3, r0
 8000416:	4335      	orrs	r5, r6
 8000418:	3a01      	subs	r2, #1
 800041a:	2a00      	cmp	r2, #0
 800041c:	d1f3      	bne.n	8000406 <__aeabi_fdiv+0x1e6>
 800041e:	1e5a      	subs	r2, r3, #1
 8000420:	4193      	sbcs	r3, r2
 8000422:	431d      	orrs	r5, r3
 8000424:	003b      	movs	r3, r7
 8000426:	337f      	adds	r3, #127	; 0x7f
 8000428:	000e      	movs	r6, r1
 800042a:	2b00      	cmp	r3, #0
 800042c:	dd00      	ble.n	8000430 <__aeabi_fdiv+0x210>
 800042e:	e741      	b.n	80002b4 <__aeabi_fdiv+0x94>
 8000430:	e7aa      	b.n	8000388 <__aeabi_fdiv+0x168>
 8000432:	221a      	movs	r2, #26
 8000434:	2501      	movs	r5, #1
 8000436:	1a1b      	subs	r3, r3, r0
 8000438:	e7e4      	b.n	8000404 <__aeabi_fdiv+0x1e4>
 800043a:	01ad      	lsls	r5, r5, #6
 800043c:	2000      	movs	r0, #0
 800043e:	0a6d      	lsrs	r5, r5, #9
 8000440:	e74f      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	080040ac 	.word	0x080040ac
 8000448:	f7ffffff 	.word	0xf7ffffff
 800044c:	080040ec 	.word	0x080040ec

08000450 <__aeabi_ui2f>:
 8000450:	b570      	push	{r4, r5, r6, lr}
 8000452:	1e05      	subs	r5, r0, #0
 8000454:	d00e      	beq.n	8000474 <__aeabi_ui2f+0x24>
 8000456:	f000 f83d 	bl	80004d4 <__clzsi2>
 800045a:	239e      	movs	r3, #158	; 0x9e
 800045c:	0004      	movs	r4, r0
 800045e:	1a1b      	subs	r3, r3, r0
 8000460:	2b96      	cmp	r3, #150	; 0x96
 8000462:	dc0c      	bgt.n	800047e <__aeabi_ui2f+0x2e>
 8000464:	2808      	cmp	r0, #8
 8000466:	dd01      	ble.n	800046c <__aeabi_ui2f+0x1c>
 8000468:	3c08      	subs	r4, #8
 800046a:	40a5      	lsls	r5, r4
 800046c:	026d      	lsls	r5, r5, #9
 800046e:	0a6d      	lsrs	r5, r5, #9
 8000470:	b2d8      	uxtb	r0, r3
 8000472:	e001      	b.n	8000478 <__aeabi_ui2f+0x28>
 8000474:	2000      	movs	r0, #0
 8000476:	2500      	movs	r5, #0
 8000478:	05c0      	lsls	r0, r0, #23
 800047a:	4328      	orrs	r0, r5
 800047c:	bd70      	pop	{r4, r5, r6, pc}
 800047e:	2b99      	cmp	r3, #153	; 0x99
 8000480:	dd09      	ble.n	8000496 <__aeabi_ui2f+0x46>
 8000482:	0002      	movs	r2, r0
 8000484:	0029      	movs	r1, r5
 8000486:	321b      	adds	r2, #27
 8000488:	4091      	lsls	r1, r2
 800048a:	1e4a      	subs	r2, r1, #1
 800048c:	4191      	sbcs	r1, r2
 800048e:	2205      	movs	r2, #5
 8000490:	1a12      	subs	r2, r2, r0
 8000492:	40d5      	lsrs	r5, r2
 8000494:	430d      	orrs	r5, r1
 8000496:	2c05      	cmp	r4, #5
 8000498:	dc12      	bgt.n	80004c0 <__aeabi_ui2f+0x70>
 800049a:	0029      	movs	r1, r5
 800049c:	4e0c      	ldr	r6, [pc, #48]	; (80004d0 <__aeabi_ui2f+0x80>)
 800049e:	4031      	ands	r1, r6
 80004a0:	076a      	lsls	r2, r5, #29
 80004a2:	d009      	beq.n	80004b8 <__aeabi_ui2f+0x68>
 80004a4:	200f      	movs	r0, #15
 80004a6:	4028      	ands	r0, r5
 80004a8:	2804      	cmp	r0, #4
 80004aa:	d005      	beq.n	80004b8 <__aeabi_ui2f+0x68>
 80004ac:	3104      	adds	r1, #4
 80004ae:	014a      	lsls	r2, r1, #5
 80004b0:	d502      	bpl.n	80004b8 <__aeabi_ui2f+0x68>
 80004b2:	239f      	movs	r3, #159	; 0x9f
 80004b4:	4031      	ands	r1, r6
 80004b6:	1b1b      	subs	r3, r3, r4
 80004b8:	0189      	lsls	r1, r1, #6
 80004ba:	0a4d      	lsrs	r5, r1, #9
 80004bc:	b2d8      	uxtb	r0, r3
 80004be:	e7db      	b.n	8000478 <__aeabi_ui2f+0x28>
 80004c0:	1f62      	subs	r2, r4, #5
 80004c2:	4095      	lsls	r5, r2
 80004c4:	0029      	movs	r1, r5
 80004c6:	4e02      	ldr	r6, [pc, #8]	; (80004d0 <__aeabi_ui2f+0x80>)
 80004c8:	4031      	ands	r1, r6
 80004ca:	076a      	lsls	r2, r5, #29
 80004cc:	d0f4      	beq.n	80004b8 <__aeabi_ui2f+0x68>
 80004ce:	e7e9      	b.n	80004a4 <__aeabi_ui2f+0x54>
 80004d0:	fbffffff 	.word	0xfbffffff

080004d4 <__clzsi2>:
 80004d4:	211c      	movs	r1, #28
 80004d6:	2301      	movs	r3, #1
 80004d8:	041b      	lsls	r3, r3, #16
 80004da:	4298      	cmp	r0, r3
 80004dc:	d301      	bcc.n	80004e2 <__clzsi2+0xe>
 80004de:	0c00      	lsrs	r0, r0, #16
 80004e0:	3910      	subs	r1, #16
 80004e2:	0a1b      	lsrs	r3, r3, #8
 80004e4:	4298      	cmp	r0, r3
 80004e6:	d301      	bcc.n	80004ec <__clzsi2+0x18>
 80004e8:	0a00      	lsrs	r0, r0, #8
 80004ea:	3908      	subs	r1, #8
 80004ec:	091b      	lsrs	r3, r3, #4
 80004ee:	4298      	cmp	r0, r3
 80004f0:	d301      	bcc.n	80004f6 <__clzsi2+0x22>
 80004f2:	0900      	lsrs	r0, r0, #4
 80004f4:	3904      	subs	r1, #4
 80004f6:	a202      	add	r2, pc, #8	; (adr r2, 8000500 <__clzsi2+0x2c>)
 80004f8:	5c10      	ldrb	r0, [r2, r0]
 80004fa:	1840      	adds	r0, r0, r1
 80004fc:	4770      	bx	lr
 80004fe:	46c0      	nop			; (mov r8, r8)
 8000500:	02020304 	.word	0x02020304
 8000504:	01010101 	.word	0x01010101
	...

08000510 <apInit>:
* Inputs        : void
* Outputs       :
* Return        : void
*****************************************************************************/
void apInit(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  ledInit();
 8000514:	f000 f88f 	bl	8000636 <ledInit>
  pwmInit();
 8000518:	f000 f8fa 	bl	8000710 <pwmInit>
  adcInit();
 800051c:	f000 f842 	bl	80005a4 <adcInit>
}
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <apMain>:
* Inputs        : void
* Outputs       :
* Return        : void
*****************************************************************************/
void apMain(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
      HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
    }
    */

    //Non-Blocking & Encapsulation & Modularization
    ledSetDuty(_DEF_CH1, 100);
 800052e:	2164      	movs	r1, #100	; 0x64
 8000530:	2000      	movs	r0, #0
 8000532:	f000 f8d1 	bl	80006d8 <ledSetDuty>

    if (millis() - pre_time >= 500)
 8000536:	f000 f931 	bl	800079c <millis>
 800053a:	0002      	movs	r2, r0
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	1ad2      	subs	r2, r2, r3
 8000540:	23fa      	movs	r3, #250	; 0xfa
 8000542:	005b      	lsls	r3, r3, #1
 8000544:	429a      	cmp	r2, r3
 8000546:	d306      	bcc.n	8000556 <apMain+0x2e>
    {
      pre_time = millis();
 8000548:	f000 f928 	bl	800079c <millis>
 800054c:	0003      	movs	r3, r0
 800054e:	607b      	str	r3, [r7, #4]
      ledToggle(_DEF_CH1);
 8000550:	2000      	movs	r0, #0
 8000552:	f000 f8a4 	bl	800069e <ledToggle>

    }

    adc_vol = (float)adcReadVoltage(_DEF_CH1) / 100.0f;
 8000556:	2000      	movs	r0, #0
 8000558:	f000 f852 	bl	8000600 <adcReadVoltage>
 800055c:	0003      	movs	r3, r0
 800055e:	0018      	movs	r0, r3
 8000560:	f7ff ff76 	bl	8000450 <__aeabi_ui2f>
 8000564:	1c03      	adds	r3, r0, #0
 8000566:	490c      	ldr	r1, [pc, #48]	; (8000598 <apMain+0x70>)
 8000568:	1c18      	adds	r0, r3, #0
 800056a:	f7ff fe59 	bl	8000220 <__aeabi_fdiv>
 800056e:	1c03      	adds	r3, r0, #0
 8000570:	1c1a      	adds	r2, r3, #0
 8000572:	4b0a      	ldr	r3, [pc, #40]	; (800059c <apMain+0x74>)
 8000574:	601a      	str	r2, [r3, #0]
    adc_vol_vref = (float)adcReadVoltage(_DEF_CH3) / 100.0f;
 8000576:	2002      	movs	r0, #2
 8000578:	f000 f842 	bl	8000600 <adcReadVoltage>
 800057c:	0003      	movs	r3, r0
 800057e:	0018      	movs	r0, r3
 8000580:	f7ff ff66 	bl	8000450 <__aeabi_ui2f>
 8000584:	1c03      	adds	r3, r0, #0
 8000586:	4904      	ldr	r1, [pc, #16]	; (8000598 <apMain+0x70>)
 8000588:	1c18      	adds	r0, r3, #0
 800058a:	f7ff fe49 	bl	8000220 <__aeabi_fdiv>
 800058e:	1c03      	adds	r3, r0, #0
 8000590:	1c1a      	adds	r2, r3, #0
 8000592:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <apMain+0x78>)
 8000594:	601a      	str	r2, [r3, #0]
    ledSetDuty(_DEF_CH1, 100);
 8000596:	e7ca      	b.n	800052e <apMain+0x6>
 8000598:	42c80000 	.word	0x42c80000
 800059c:	2000002c 	.word	0x2000002c
 80005a0:	20000030 	.word	0x20000030

080005a4 <adcInit>:
* Inputs        : void
* Outputs       : true/false
* Return        : bool
*****************************************************************************/
bool adcInit(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  HAL_ADCEx_Calibration_Start(&hadc1);
 80005a8:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <adcInit+0x20>)
 80005aa:	0018      	movs	r0, r3
 80005ac:	f001 fc42 	bl	8001e34 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_data, 3);
 80005b0:	4905      	ldr	r1, [pc, #20]	; (80005c8 <adcInit+0x24>)
 80005b2:	4b04      	ldr	r3, [pc, #16]	; (80005c4 <adcInit+0x20>)
 80005b4:	2203      	movs	r2, #3
 80005b6:	0018      	movs	r0, r3
 80005b8:	f000 ffdc 	bl	8001574 <HAL_ADC_Start_DMA>
  return true;
 80005bc:	2301      	movs	r3, #1
}
 80005be:	0018      	movs	r0, r3
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	2000003c 	.word	0x2000003c
 80005c8:	20000034 	.word	0x20000034

080005cc <adcRead>:
* Inputs        : uint8_t
* Outputs       :
* Return        : uint16_t
*****************************************************************************/
uint16_t adcRead(uint8_t ch)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	0002      	movs	r2, r0
 80005d4:	1dfb      	adds	r3, r7, #7
 80005d6:	701a      	strb	r2, [r3, #0]
  uint16_t ret = 0;
 80005d8:	200e      	movs	r0, #14
 80005da:	183b      	adds	r3, r7, r0
 80005dc:	2200      	movs	r2, #0
 80005de:	801a      	strh	r2, [r3, #0]

  ret = adc_data[ch];
 80005e0:	1dfb      	adds	r3, r7, #7
 80005e2:	7819      	ldrb	r1, [r3, #0]
 80005e4:	183b      	adds	r3, r7, r0
 80005e6:	4a05      	ldr	r2, [pc, #20]	; (80005fc <adcRead+0x30>)
 80005e8:	0049      	lsls	r1, r1, #1
 80005ea:	5a8a      	ldrh	r2, [r1, r2]
 80005ec:	801a      	strh	r2, [r3, #0]

  return ret;
 80005ee:	183b      	adds	r3, r7, r0
 80005f0:	881b      	ldrh	r3, [r3, #0]
}
 80005f2:	0018      	movs	r0, r3
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b004      	add	sp, #16
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	20000034 	.word	0x20000034

08000600 <adcReadVoltage>:
* Inputs        : uint8_t
* Outputs       :
* Return        : uint32_t
*****************************************************************************/
uint32_t adcReadVoltage(uint8_t ch)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	0002      	movs	r2, r0
 8000608:	1dfb      	adds	r3, r7, #7
 800060a:	701a      	strb	r2, [r3, #0]
  uint32_t ret;
  uint32_t adc_data;

  adc_data = adcRead(ch);
 800060c:	1dfb      	adds	r3, r7, #7
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	0018      	movs	r0, r3
 8000612:	f7ff ffdb 	bl	80005cc <adcRead>
 8000616:	0003      	movs	r3, r0
 8000618:	60fb      	str	r3, [r7, #12]
  ret = (330 * adc_data) / 4096;
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	0013      	movs	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	189b      	adds	r3, r3, r2
 8000622:	015a      	lsls	r2, r3, #5
 8000624:	189b      	adds	r3, r3, r2
 8000626:	005b      	lsls	r3, r3, #1
 8000628:	0b1b      	lsrs	r3, r3, #12
 800062a:	60bb      	str	r3, [r7, #8]

  return ret;
 800062c:	68bb      	ldr	r3, [r7, #8]
}
 800062e:	0018      	movs	r0, r3
 8000630:	46bd      	mov	sp, r7
 8000632:	b004      	add	sp, #16
 8000634:	bd80      	pop	{r7, pc}

08000636 <ledInit>:
* Inputs        : void
* Outputs       : true/false
* Return        : bool
*****************************************************************************/
bool ledInit(void)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	af00      	add	r7, sp, #0
  return true;
 800063a:	2301      	movs	r3, #1
}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <ledOn>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledOn(uint8_t ch)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	0002      	movs	r2, r0
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	701a      	strb	r2, [r3, #0]
  switch(ch)
 8000650:	1dfb      	adds	r3, r7, #7
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d109      	bne.n	800066c <ledOn+0x28>
  {
    case _DEF_CH1:
      //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
      pwmWrite(_DEF_CH1, 100 - led_duty[_DEF_CH1]);
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <ledOn+0x30>)
 800065a:	881b      	ldrh	r3, [r3, #0]
 800065c:	2264      	movs	r2, #100	; 0x64
 800065e:	1ad3      	subs	r3, r2, r3
 8000660:	b29b      	uxth	r3, r3
 8000662:	0019      	movs	r1, r3
 8000664:	2000      	movs	r0, #0
 8000666:	f000 f861 	bl	800072c <pwmWrite>
      break;
 800066a:	46c0      	nop			; (mov r8, r8)
  }
}
 800066c:	46c0      	nop			; (mov r8, r8)
 800066e:	46bd      	mov	sp, r7
 8000670:	b002      	add	sp, #8
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000000 	.word	0x20000000

08000678 <ledOff>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledOff(uint8_t ch)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	0002      	movs	r2, r0
 8000680:	1dfb      	adds	r3, r7, #7
 8000682:	701a      	strb	r2, [r3, #0]
  switch(ch)
 8000684:	1dfb      	adds	r3, r7, #7
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d104      	bne.n	8000696 <ledOff+0x1e>
  {
    case _DEF_CH1:
      //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
      pwmWrite(_DEF_CH1, 100);
 800068c:	2164      	movs	r1, #100	; 0x64
 800068e:	2000      	movs	r0, #0
 8000690:	f000 f84c 	bl	800072c <pwmWrite>
      break;
 8000694:	46c0      	nop			; (mov r8, r8)
  }
}
 8000696:	46c0      	nop			; (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	b002      	add	sp, #8
 800069c:	bd80      	pop	{r7, pc}

0800069e <ledToggle>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledToggle(uint8_t ch)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	b082      	sub	sp, #8
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	0002      	movs	r2, r0
 80006a6:	1dfb      	adds	r3, r7, #7
 80006a8:	701a      	strb	r2, [r3, #0]
  switch(ch)
 80006aa:	1dfb      	adds	r3, r7, #7
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d10d      	bne.n	80006ce <ledToggle+0x30>
  {
    case _DEF_CH1:
      //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
      if (pwmRead(_DEF_CH1) == 100)
 80006b2:	2000      	movs	r0, #0
 80006b4:	f000 f854 	bl	8000760 <pwmRead>
 80006b8:	0003      	movs	r3, r0
 80006ba:	2b64      	cmp	r3, #100	; 0x64
 80006bc:	d103      	bne.n	80006c6 <ledToggle+0x28>
      {
        ledOn(_DEF_CH1);
 80006be:	2000      	movs	r0, #0
 80006c0:	f7ff ffc0 	bl	8000644 <ledOn>
      }
      else
      {
        ledOff(_DEF_CH1);
      }
      break;
 80006c4:	e002      	b.n	80006cc <ledToggle+0x2e>
        ledOff(_DEF_CH1);
 80006c6:	2000      	movs	r0, #0
 80006c8:	f7ff ffd6 	bl	8000678 <ledOff>
      break;
 80006cc:	46c0      	nop			; (mov r8, r8)
  }
}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b002      	add	sp, #8
 80006d4:	bd80      	pop	{r7, pc}
	...

080006d8 <ledSetDuty>:
* Inputs        : ch, duty_data
* Outputs       :
* Return        : void
*****************************************************************************/
void ledSetDuty(uint8_t ch, uint16_t duty_data)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	0002      	movs	r2, r0
 80006e0:	1dfb      	adds	r3, r7, #7
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	1c0a      	adds	r2, r1, #0
 80006e8:	801a      	strh	r2, [r3, #0]
  switch(ch)
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d107      	bne.n	8000702 <ledSetDuty+0x2a>
  {
    case _DEF_CH1:
      led_duty[ch] = duty_data;
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	781a      	ldrb	r2, [r3, #0]
 80006f6:	4b05      	ldr	r3, [pc, #20]	; (800070c <ledSetDuty+0x34>)
 80006f8:	0052      	lsls	r2, r2, #1
 80006fa:	1d39      	adds	r1, r7, #4
 80006fc:	8809      	ldrh	r1, [r1, #0]
 80006fe:	52d1      	strh	r1, [r2, r3]
      break;
 8000700:	46c0      	nop			; (mov r8, r8)
  }

}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	46bd      	mov	sp, r7
 8000706:	b002      	add	sp, #8
 8000708:	bd80      	pop	{r7, pc}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	20000000 	.word	0x20000000

08000710 <pwmInit>:
* Inputs        : void
* Outputs       : true
* Return        : bool
*****************************************************************************/
bool pwmInit(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000714:	4b04      	ldr	r3, [pc, #16]	; (8000728 <pwmInit+0x18>)
 8000716:	2100      	movs	r1, #0
 8000718:	0018      	movs	r0, r3
 800071a:	f002 fd11 	bl	8003140 <HAL_TIM_PWM_Start>

  return true;
 800071e:	2301      	movs	r3, #1
}
 8000720:	0018      	movs	r0, r3
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	200000fc 	.word	0x200000fc

0800072c <pwmWrite>:
* Inputs        : ch, duty
* Outputs       : -
* Return        : void
*****************************************************************************/
void pwmWrite(uint8_t ch, uint16_t duty)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	0002      	movs	r2, r0
 8000734:	1dfb      	adds	r3, r7, #7
 8000736:	701a      	strb	r2, [r3, #0]
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	1c0a      	adds	r2, r1, #0
 800073c:	801a      	strh	r2, [r3, #0]
  switch(ch)
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d105      	bne.n	8000752 <pwmWrite+0x26>
  {
    case _DEF_CH1:
      htim1.Instance->CCR1 = duty;
 8000746:	4b05      	ldr	r3, [pc, #20]	; (800075c <pwmWrite+0x30>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	1d3a      	adds	r2, r7, #4
 800074c:	8812      	ldrh	r2, [r2, #0]
 800074e:	635a      	str	r2, [r3, #52]	; 0x34
      break;
 8000750:	46c0      	nop			; (mov r8, r8)
  }
}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	46bd      	mov	sp, r7
 8000756:	b002      	add	sp, #8
 8000758:	bd80      	pop	{r7, pc}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	200000fc 	.word	0x200000fc

08000760 <pwmRead>:
* Inputs        : ch
* Outputs       : pwm_data
* Return        : uint16_t
*****************************************************************************/
uint16_t pwmRead(uint8_t ch)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	0002      	movs	r2, r0
 8000768:	1dfb      	adds	r3, r7, #7
 800076a:	701a      	strb	r2, [r3, #0]
  uint16_t pwm_data = 0;
 800076c:	210e      	movs	r1, #14
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	801a      	strh	r2, [r3, #0]


  switch(ch)
 8000774:	1dfb      	adds	r3, r7, #7
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d105      	bne.n	8000788 <pwmRead+0x28>
  {
    case _DEF_CH1:
      pwm_data = htim1.Instance->CCR1;
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <pwmRead+0x38>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000782:	187b      	adds	r3, r7, r1
 8000784:	801a      	strh	r2, [r3, #0]
      break;
 8000786:	46c0      	nop			; (mov r8, r8)
  }

  return pwm_data;
 8000788:	230e      	movs	r3, #14
 800078a:	18fb      	adds	r3, r7, r3
 800078c:	881b      	ldrh	r3, [r3, #0]

}
 800078e:	0018      	movs	r0, r3
 8000790:	46bd      	mov	sp, r7
 8000792:	b004      	add	sp, #16
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	200000fc 	.word	0x200000fc

0800079c <millis>:
{
  HAL_Delay(time_ms);
}

uint32_t millis(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80007a0:	f000 fbbe 	bl	8000f20 <HAL_GetTick>
 80007a4:	0003      	movs	r3, r0
}
 80007a6:	0018      	movs	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b0:	f000 fb3c 	bl	8000e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b4:	f000 f80d 	bl	80007d2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b8:	f000 f9c4 	bl	8000b44 <MX_GPIO_Init>
  MX_TIM1_Init();
 80007bc:	f000 f8e2 	bl	8000984 <MX_TIM1_Init>
  MX_DMA_Init();
 80007c0:	f000 f9aa 	bl	8000b18 <MX_DMA_Init>
  MX_ADC1_Init();
 80007c4:	f000 f848 	bl	8000858 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  apInit();
 80007c8:	f7ff fea2 	bl	8000510 <apInit>
  apMain();
 80007cc:	f7ff feac 	bl	8000528 <apMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <main+0x24>

080007d2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d2:	b590      	push	{r4, r7, lr}
 80007d4:	b08d      	sub	sp, #52	; 0x34
 80007d6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d8:	2414      	movs	r4, #20
 80007da:	193b      	adds	r3, r7, r4
 80007dc:	0018      	movs	r0, r3
 80007de:	231c      	movs	r3, #28
 80007e0:	001a      	movs	r2, r3
 80007e2:	2100      	movs	r1, #0
 80007e4:	f003 fc4e 	bl	8004084 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e8:	003b      	movs	r3, r7
 80007ea:	0018      	movs	r0, r3
 80007ec:	2314      	movs	r3, #20
 80007ee:	001a      	movs	r2, r3
 80007f0:	2100      	movs	r1, #0
 80007f2:	f003 fc47 	bl	8004084 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f6:	193b      	adds	r3, r7, r4
 80007f8:	2202      	movs	r2, #2
 80007fa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007fc:	193b      	adds	r3, r7, r4
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	0052      	lsls	r2, r2, #1
 8000802:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000804:	193b      	adds	r3, r7, r4
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800080a:	193b      	adds	r3, r7, r4
 800080c:	2240      	movs	r2, #64	; 0x40
 800080e:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000810:	193b      	adds	r3, r7, r4
 8000812:	0018      	movs	r0, r3
 8000814:	f001 ffa8 	bl	8002768 <HAL_RCC_OscConfig>
 8000818:	1e03      	subs	r3, r0, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 800081c:	f000 f9a8 	bl	8000b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000820:	003b      	movs	r3, r7
 8000822:	2207      	movs	r2, #7
 8000824:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000826:	003b      	movs	r3, r7
 8000828:	2200      	movs	r2, #0
 800082a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800082c:	003b      	movs	r3, r7
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000832:	003b      	movs	r3, r7
 8000834:	2200      	movs	r2, #0
 8000836:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000838:	003b      	movs	r3, r7
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800083e:	003b      	movs	r3, r7
 8000840:	2101      	movs	r1, #1
 8000842:	0018      	movs	r0, r3
 8000844:	f002 f98a 	bl	8002b5c <HAL_RCC_ClockConfig>
 8000848:	1e03      	subs	r3, r0, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800084c:	f000 f990 	bl	8000b70 <Error_Handler>
  }
}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	b00d      	add	sp, #52	; 0x34
 8000856:	bd90      	pop	{r4, r7, pc}

08000858 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b084      	sub	sp, #16
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	0018      	movs	r0, r3
 8000862:	230c      	movs	r3, #12
 8000864:	001a      	movs	r2, r3
 8000866:	2100      	movs	r1, #0
 8000868:	f003 fc0c 	bl	8004084 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800086c:	4b40      	ldr	r3, [pc, #256]	; (8000970 <MX_ADC1_Init+0x118>)
 800086e:	4a41      	ldr	r2, [pc, #260]	; (8000974 <MX_ADC1_Init+0x11c>)
 8000870:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000872:	4b3f      	ldr	r3, [pc, #252]	; (8000970 <MX_ADC1_Init+0x118>)
 8000874:	2280      	movs	r2, #128	; 0x80
 8000876:	05d2      	lsls	r2, r2, #23
 8000878:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800087a:	4b3d      	ldr	r3, [pc, #244]	; (8000970 <MX_ADC1_Init+0x118>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000880:	4b3b      	ldr	r3, [pc, #236]	; (8000970 <MX_ADC1_Init+0x118>)
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000886:	4b3a      	ldr	r3, [pc, #232]	; (8000970 <MX_ADC1_Init+0x118>)
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	0392      	lsls	r2, r2, #14
 800088c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800088e:	4b38      	ldr	r3, [pc, #224]	; (8000970 <MX_ADC1_Init+0x118>)
 8000890:	2204      	movs	r2, #4
 8000892:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000894:	4b36      	ldr	r3, [pc, #216]	; (8000970 <MX_ADC1_Init+0x118>)
 8000896:	2200      	movs	r2, #0
 8000898:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800089a:	4b35      	ldr	r3, [pc, #212]	; (8000970 <MX_ADC1_Init+0x118>)
 800089c:	2200      	movs	r2, #0
 800089e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008a0:	4b33      	ldr	r3, [pc, #204]	; (8000970 <MX_ADC1_Init+0x118>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 80008a6:	4b32      	ldr	r3, [pc, #200]	; (8000970 <MX_ADC1_Init+0x118>)
 80008a8:	2203      	movs	r2, #3
 80008aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008ac:	4b30      	ldr	r3, [pc, #192]	; (8000970 <MX_ADC1_Init+0x118>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008b2:	4b2f      	ldr	r3, [pc, #188]	; (8000970 <MX_ADC1_Init+0x118>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008b8:	4b2d      	ldr	r3, [pc, #180]	; (8000970 <MX_ADC1_Init+0x118>)
 80008ba:	222c      	movs	r2, #44	; 0x2c
 80008bc:	2101      	movs	r1, #1
 80008be:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008c0:	4b2b      	ldr	r3, [pc, #172]	; (8000970 <MX_ADC1_Init+0x118>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80008c6:	4b2a      	ldr	r3, [pc, #168]	; (8000970 <MX_ADC1_Init+0x118>)
 80008c8:	2207      	movs	r2, #7
 80008ca:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80008cc:	4b28      	ldr	r3, [pc, #160]	; (8000970 <MX_ADC1_Init+0x118>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 80008d2:	4b27      	ldr	r3, [pc, #156]	; (8000970 <MX_ADC1_Init+0x118>)
 80008d4:	223c      	movs	r2, #60	; 0x3c
 80008d6:	2101      	movs	r1, #1
 80008d8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 80008da:	4b25      	ldr	r3, [pc, #148]	; (8000970 <MX_ADC1_Init+0x118>)
 80008dc:	2208      	movs	r2, #8
 80008de:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 80008e0:	4b23      	ldr	r3, [pc, #140]	; (8000970 <MX_ADC1_Init+0x118>)
 80008e2:	2280      	movs	r2, #128	; 0x80
 80008e4:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80008e6:	4b22      	ldr	r3, [pc, #136]	; (8000970 <MX_ADC1_Init+0x118>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80008ec:	4b20      	ldr	r3, [pc, #128]	; (8000970 <MX_ADC1_Init+0x118>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008f2:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <MX_ADC1_Init+0x118>)
 80008f4:	0018      	movs	r0, r3
 80008f6:	f000 fc75 	bl	80011e4 <HAL_ADC_Init>
 80008fa:	1e03      	subs	r3, r0, #0
 80008fc:	d001      	beq.n	8000902 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80008fe:	f000 f937 	bl	8000b70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	4a1c      	ldr	r2, [pc, #112]	; (8000978 <MX_ADC1_Init+0x120>)
 8000906:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000908:	1d3b      	adds	r3, r7, #4
 800090a:	2200      	movs	r2, #0
 800090c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000914:	1d3a      	adds	r2, r7, #4
 8000916:	4b16      	ldr	r3, [pc, #88]	; (8000970 <MX_ADC1_Init+0x118>)
 8000918:	0011      	movs	r1, r2
 800091a:	0018      	movs	r0, r3
 800091c:	f000 fed0 	bl	80016c0 <HAL_ADC_ConfigChannel>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8000924:	f000 f924 	bl	8000b70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	4a14      	ldr	r2, [pc, #80]	; (800097c <MX_ADC1_Init+0x124>)
 800092c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800092e:	1d3b      	adds	r3, r7, #4
 8000930:	2204      	movs	r2, #4
 8000932:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000934:	1d3a      	adds	r2, r7, #4
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <MX_ADC1_Init+0x118>)
 8000938:	0011      	movs	r1, r2
 800093a:	0018      	movs	r0, r3
 800093c:	f000 fec0 	bl	80016c0 <HAL_ADC_ConfigChannel>
 8000940:	1e03      	subs	r3, r0, #0
 8000942:	d001      	beq.n	8000948 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000944:	f000 f914 	bl	8000b70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	4a0d      	ldr	r2, [pc, #52]	; (8000980 <MX_ADC1_Init+0x128>)
 800094c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800094e:	1d3b      	adds	r3, r7, #4
 8000950:	2208      	movs	r2, #8
 8000952:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000954:	1d3a      	adds	r2, r7, #4
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <MX_ADC1_Init+0x118>)
 8000958:	0011      	movs	r1, r2
 800095a:	0018      	movs	r0, r3
 800095c:	f000 feb0 	bl	80016c0 <HAL_ADC_ConfigChannel>
 8000960:	1e03      	subs	r3, r0, #0
 8000962:	d001      	beq.n	8000968 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8000964:	f000 f904 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000968:	46c0      	nop			; (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	b004      	add	sp, #16
 800096e:	bd80      	pop	{r7, pc}
 8000970:	2000003c 	.word	0x2000003c
 8000974:	40012400 	.word	0x40012400
 8000978:	10000010 	.word	0x10000010
 800097c:	a4000200 	.word	0xa4000200
 8000980:	a8000400 	.word	0xa8000400

08000984 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b09c      	sub	sp, #112	; 0x70
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800098a:	2360      	movs	r3, #96	; 0x60
 800098c:	18fb      	adds	r3, r7, r3
 800098e:	0018      	movs	r0, r3
 8000990:	2310      	movs	r3, #16
 8000992:	001a      	movs	r2, r3
 8000994:	2100      	movs	r1, #0
 8000996:	f003 fb75 	bl	8004084 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800099a:	2354      	movs	r3, #84	; 0x54
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	0018      	movs	r0, r3
 80009a0:	230c      	movs	r3, #12
 80009a2:	001a      	movs	r2, r3
 80009a4:	2100      	movs	r1, #0
 80009a6:	f003 fb6d 	bl	8004084 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009aa:	2338      	movs	r3, #56	; 0x38
 80009ac:	18fb      	adds	r3, r7, r3
 80009ae:	0018      	movs	r0, r3
 80009b0:	231c      	movs	r3, #28
 80009b2:	001a      	movs	r2, r3
 80009b4:	2100      	movs	r1, #0
 80009b6:	f003 fb65 	bl	8004084 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	0018      	movs	r0, r3
 80009be:	2334      	movs	r3, #52	; 0x34
 80009c0:	001a      	movs	r2, r3
 80009c2:	2100      	movs	r1, #0
 80009c4:	f003 fb5e 	bl	8004084 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009c8:	4b51      	ldr	r3, [pc, #324]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009ca:	4a52      	ldr	r2, [pc, #328]	; (8000b14 <MX_TIM1_Init+0x190>)
 80009cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 80009ce:	4b50      	ldr	r3, [pc, #320]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009d0:	222f      	movs	r2, #47	; 0x2f
 80009d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d4:	4b4e      	ldr	r3, [pc, #312]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80009da:	4b4d      	ldr	r3, [pc, #308]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009dc:	2263      	movs	r2, #99	; 0x63
 80009de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e0:	4b4b      	ldr	r3, [pc, #300]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009e6:	4b4a      	ldr	r3, [pc, #296]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ec:	4b48      	ldr	r3, [pc, #288]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009f2:	4b47      	ldr	r3, [pc, #284]	; (8000b10 <MX_TIM1_Init+0x18c>)
 80009f4:	0018      	movs	r0, r3
 80009f6:	f002 faeb 	bl	8002fd0 <HAL_TIM_Base_Init>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80009fe:	f000 f8b7 	bl	8000b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a02:	2160      	movs	r1, #96	; 0x60
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2280      	movs	r2, #128	; 0x80
 8000a08:	0152      	lsls	r2, r2, #5
 8000a0a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a0c:	187a      	adds	r2, r7, r1
 8000a0e:	4b40      	ldr	r3, [pc, #256]	; (8000b10 <MX_TIM1_Init+0x18c>)
 8000a10:	0011      	movs	r1, r2
 8000a12:	0018      	movs	r0, r3
 8000a14:	f002 fd6c 	bl	80034f0 <HAL_TIM_ConfigClockSource>
 8000a18:	1e03      	subs	r3, r0, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000a1c:	f000 f8a8 	bl	8000b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a20:	4b3b      	ldr	r3, [pc, #236]	; (8000b10 <MX_TIM1_Init+0x18c>)
 8000a22:	0018      	movs	r0, r3
 8000a24:	f002 fb2c 	bl	8003080 <HAL_TIM_PWM_Init>
 8000a28:	1e03      	subs	r3, r0, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000a2c:	f000 f8a0 	bl	8000b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a30:	2154      	movs	r1, #84	; 0x54
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a44:	187a      	adds	r2, r7, r1
 8000a46:	4b32      	ldr	r3, [pc, #200]	; (8000b10 <MX_TIM1_Init+0x18c>)
 8000a48:	0011      	movs	r1, r2
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f003 f9ee 	bl	8003e2c <HAL_TIMEx_MasterConfigSynchronization>
 8000a50:	1e03      	subs	r3, r0, #0
 8000a52:	d001      	beq.n	8000a58 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000a54:	f000 f88c 	bl	8000b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a58:	2138      	movs	r1, #56	; 0x38
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	2260      	movs	r2, #96	; 0x60
 8000a5e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	2200      	movs	r2, #0
 8000a64:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a84:	1879      	adds	r1, r7, r1
 8000a86:	4b22      	ldr	r3, [pc, #136]	; (8000b10 <MX_TIM1_Init+0x18c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f002 fc30 	bl	80032f0 <HAL_TIM_PWM_ConfigChannel>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000a94:	f000 f86c 	bl	8000b70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000aa4:	1d3b      	adds	r3, r7, #4
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2200      	movs	r2, #0
 8000aae:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ab0:	1d3b      	adds	r3, r7, #4
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	2280      	movs	r2, #128	; 0x80
 8000aba:	0192      	lsls	r2, r2, #6
 8000abc:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	2200      	movs	r2, #0
 8000ace:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2280      	movs	r2, #128	; 0x80
 8000ad4:	0492      	lsls	r2, r2, #18
 8000ad6:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	2200      	movs	r2, #0
 8000adc:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000aea:	1d3a      	adds	r2, r7, #4
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <MX_TIM1_Init+0x18c>)
 8000aee:	0011      	movs	r1, r2
 8000af0:	0018      	movs	r0, r3
 8000af2:	f003 f9fd 	bl	8003ef0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000af6:	1e03      	subs	r3, r0, #0
 8000af8:	d001      	beq.n	8000afe <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000afa:	f000 f839 	bl	8000b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000afe:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <MX_TIM1_Init+0x18c>)
 8000b00:	0018      	movs	r0, r3
 8000b02:	f000 f909 	bl	8000d18 <HAL_TIM_MspPostInit>

}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	b01c      	add	sp, #112	; 0x70
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	200000fc 	.word	0x200000fc
 8000b14:	40012c00 	.word	0x40012c00

08000b18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b1e:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <MX_DMA_Init+0x28>)
 8000b20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <MX_DMA_Init+0x28>)
 8000b24:	2101      	movs	r1, #1
 8000b26:	430a      	orrs	r2, r1
 8000b28:	639a      	str	r2, [r3, #56]	; 0x38
 8000b2a:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <MX_DMA_Init+0x28>)
 8000b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b2e:	2201      	movs	r2, #1
 8000b30:	4013      	ands	r3, r2
 8000b32:	607b      	str	r3, [r7, #4]
 8000b34:	687b      	ldr	r3, [r7, #4]

}
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b002      	add	sp, #8
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	40021000 	.word	0x40021000

08000b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4a:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <MX_GPIO_Init+0x28>)
 8000b4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b4e:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <MX_GPIO_Init+0x28>)
 8000b50:	2101      	movs	r1, #1
 8000b52:	430a      	orrs	r2, r1
 8000b54:	635a      	str	r2, [r3, #52]	; 0x34
 8000b56:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <MX_GPIO_Init+0x28>)
 8000b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]

}
 8000b62:	46c0      	nop			; (mov r8, r8)
 8000b64:	46bd      	mov	sp, r7
 8000b66:	b002      	add	sp, #8
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	46c0      	nop			; (mov r8, r8)
 8000b6c:	40021000 	.word	0x40021000

08000b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b74:	b672      	cpsid	i
}
 8000b76:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <Error_Handler+0x8>
	...

08000b7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b82:	4b0f      	ldr	r3, [pc, #60]	; (8000bc0 <HAL_MspInit+0x44>)
 8000b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b86:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <HAL_MspInit+0x44>)
 8000b88:	2101      	movs	r1, #1
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	641a      	str	r2, [r3, #64]	; 0x40
 8000b8e:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <HAL_MspInit+0x44>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	2201      	movs	r2, #1
 8000b94:	4013      	ands	r3, r2
 8000b96:	607b      	str	r3, [r7, #4]
 8000b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b9a:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <HAL_MspInit+0x44>)
 8000b9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b9e:	4b08      	ldr	r3, [pc, #32]	; (8000bc0 <HAL_MspInit+0x44>)
 8000ba0:	2180      	movs	r1, #128	; 0x80
 8000ba2:	0549      	lsls	r1, r1, #21
 8000ba4:	430a      	orrs	r2, r1
 8000ba6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ba8:	4b05      	ldr	r3, [pc, #20]	; (8000bc0 <HAL_MspInit+0x44>)
 8000baa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bac:	2380      	movs	r3, #128	; 0x80
 8000bae:	055b      	lsls	r3, r3, #21
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	b002      	add	sp, #8
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	40021000 	.word	0x40021000

08000bc4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bc4:	b590      	push	{r4, r7, lr}
 8000bc6:	b091      	sub	sp, #68	; 0x44
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bcc:	232c      	movs	r3, #44	; 0x2c
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	2314      	movs	r3, #20
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	f003 fa54 	bl	8004084 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bdc:	2410      	movs	r4, #16
 8000bde:	193b      	adds	r3, r7, r4
 8000be0:	0018      	movs	r0, r3
 8000be2:	231c      	movs	r3, #28
 8000be4:	001a      	movs	r2, r3
 8000be6:	2100      	movs	r1, #0
 8000be8:	f003 fa4c 	bl	8004084 <memset>
  if(hadc->Instance==ADC1)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a35      	ldr	r2, [pc, #212]	; (8000cc8 <HAL_ADC_MspInit+0x104>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d164      	bne.n	8000cc0 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bf6:	193b      	adds	r3, r7, r4
 8000bf8:	2280      	movs	r2, #128	; 0x80
 8000bfa:	01d2      	lsls	r2, r2, #7
 8000bfc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	2200      	movs	r2, #0
 8000c02:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c04:	193b      	adds	r3, r7, r4
 8000c06:	0018      	movs	r0, r3
 8000c08:	f002 f8f4 	bl	8002df4 <HAL_RCCEx_PeriphCLKConfig>
 8000c0c:	1e03      	subs	r3, r0, #0
 8000c0e:	d001      	beq.n	8000c14 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000c10:	f7ff ffae 	bl	8000b70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c14:	4b2d      	ldr	r3, [pc, #180]	; (8000ccc <HAL_ADC_MspInit+0x108>)
 8000c16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c18:	4b2c      	ldr	r3, [pc, #176]	; (8000ccc <HAL_ADC_MspInit+0x108>)
 8000c1a:	2180      	movs	r1, #128	; 0x80
 8000c1c:	0349      	lsls	r1, r1, #13
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	641a      	str	r2, [r3, #64]	; 0x40
 8000c22:	4b2a      	ldr	r3, [pc, #168]	; (8000ccc <HAL_ADC_MspInit+0x108>)
 8000c24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c26:	2380      	movs	r3, #128	; 0x80
 8000c28:	035b      	lsls	r3, r3, #13
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c30:	4b26      	ldr	r3, [pc, #152]	; (8000ccc <HAL_ADC_MspInit+0x108>)
 8000c32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c34:	4b25      	ldr	r3, [pc, #148]	; (8000ccc <HAL_ADC_MspInit+0x108>)
 8000c36:	2101      	movs	r1, #1
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	635a      	str	r2, [r3, #52]	; 0x34
 8000c3c:	4b23      	ldr	r3, [pc, #140]	; (8000ccc <HAL_ADC_MspInit+0x108>)
 8000c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c40:	2201      	movs	r2, #1
 8000c42:	4013      	ands	r3, r2
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c48:	212c      	movs	r1, #44	; 0x2c
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	2210      	movs	r2, #16
 8000c4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	2203      	movs	r2, #3
 8000c54:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2200      	movs	r2, #0
 8000c5a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5c:	187a      	adds	r2, r7, r1
 8000c5e:	23a0      	movs	r3, #160	; 0xa0
 8000c60:	05db      	lsls	r3, r3, #23
 8000c62:	0011      	movs	r1, r2
 8000c64:	0018      	movs	r0, r3
 8000c66:	f001 fc0d 	bl	8002484 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c6a:	4b19      	ldr	r3, [pc, #100]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c6c:	4a19      	ldr	r2, [pc, #100]	; (8000cd4 <HAL_ADC_MspInit+0x110>)
 8000c6e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000c70:	4b17      	ldr	r3, [pc, #92]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c72:	2205      	movs	r2, #5
 8000c74:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c76:	4b16      	ldr	r3, [pc, #88]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c82:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c84:	2280      	movs	r2, #128	; 0x80
 8000c86:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c8a:	2280      	movs	r2, #128	; 0x80
 8000c8c:	0052      	lsls	r2, r2, #1
 8000c8e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c90:	4b0f      	ldr	r3, [pc, #60]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c92:	2280      	movs	r2, #128	; 0x80
 8000c94:	00d2      	lsls	r2, r2, #3
 8000c96:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c98:	4b0d      	ldr	r3, [pc, #52]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000c9a:	2220      	movs	r2, #32
 8000c9c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ca4:	4b0a      	ldr	r3, [pc, #40]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f001 fa4a 	bl	8002140 <HAL_DMA_Init>
 8000cac:	1e03      	subs	r3, r0, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8000cb0:	f7ff ff5e 	bl	8000b70 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a06      	ldr	r2, [pc, #24]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000cb8:	651a      	str	r2, [r3, #80]	; 0x50
 8000cba:	4b05      	ldr	r3, [pc, #20]	; (8000cd0 <HAL_ADC_MspInit+0x10c>)
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b011      	add	sp, #68	; 0x44
 8000cc6:	bd90      	pop	{r4, r7, pc}
 8000cc8:	40012400 	.word	0x40012400
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	200000a0 	.word	0x200000a0
 8000cd4:	40020008 	.word	0x40020008

08000cd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_TIM_Base_MspInit+0x38>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d10d      	bne.n	8000d06 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cea:	4b0a      	ldr	r3, [pc, #40]	; (8000d14 <HAL_TIM_Base_MspInit+0x3c>)
 8000cec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cee:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <HAL_TIM_Base_MspInit+0x3c>)
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	0109      	lsls	r1, r1, #4
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	641a      	str	r2, [r3, #64]	; 0x40
 8000cf8:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <HAL_TIM_Base_MspInit+0x3c>)
 8000cfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cfc:	2380      	movs	r3, #128	; 0x80
 8000cfe:	011b      	lsls	r3, r3, #4
 8000d00:	4013      	ands	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b004      	add	sp, #16
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	40012c00 	.word	0x40012c00
 8000d14:	40021000 	.word	0x40021000

08000d18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d18:	b590      	push	{r4, r7, lr}
 8000d1a:	b089      	sub	sp, #36	; 0x24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d20:	240c      	movs	r4, #12
 8000d22:	193b      	adds	r3, r7, r4
 8000d24:	0018      	movs	r0, r3
 8000d26:	2314      	movs	r3, #20
 8000d28:	001a      	movs	r2, r3
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	f003 f9aa 	bl	8004084 <memset>
  if(htim->Instance==TIM1)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a14      	ldr	r2, [pc, #80]	; (8000d88 <HAL_TIM_MspPostInit+0x70>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d122      	bne.n	8000d80 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <HAL_TIM_MspPostInit+0x74>)
 8000d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d3e:	4b13      	ldr	r3, [pc, #76]	; (8000d8c <HAL_TIM_MspPostInit+0x74>)
 8000d40:	2101      	movs	r1, #1
 8000d42:	430a      	orrs	r2, r1
 8000d44:	635a      	str	r2, [r3, #52]	; 0x34
 8000d46:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <HAL_TIM_MspPostInit+0x74>)
 8000d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA5     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d52:	0021      	movs	r1, r4
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	2220      	movs	r2, #32
 8000d58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	187b      	adds	r3, r7, r1
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d66:	187b      	adds	r3, r7, r1
 8000d68:	2200      	movs	r2, #0
 8000d6a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 8000d6c:	187b      	adds	r3, r7, r1
 8000d6e:	2205      	movs	r2, #5
 8000d70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d72:	187a      	adds	r2, r7, r1
 8000d74:	23a0      	movs	r3, #160	; 0xa0
 8000d76:	05db      	lsls	r3, r3, #23
 8000d78:	0011      	movs	r1, r2
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f001 fb82 	bl	8002484 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000d80:	46c0      	nop			; (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b009      	add	sp, #36	; 0x24
 8000d86:	bd90      	pop	{r4, r7, pc}
 8000d88:	40012c00 	.word	0x40012c00
 8000d8c:	40021000 	.word	0x40021000

08000d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d94:	e7fe      	b.n	8000d94 <NMI_Handler+0x4>

08000d96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d9a:	e7fe      	b.n	8000d9a <HardFault_Handler+0x4>

08000d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db4:	f000 f8a4 	bl	8000f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000dc4:	4b03      	ldr	r3, [pc, #12]	; (8000dd4 <SystemInit+0x14>)
 8000dc6:	2280      	movs	r2, #128	; 0x80
 8000dc8:	0512      	lsls	r2, r2, #20
 8000dca:	609a      	str	r2, [r3, #8]
#endif
}
 8000dcc:	46c0      	nop			; (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dd8:	480d      	ldr	r0, [pc, #52]	; (8000e10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dda:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ddc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000dde:	e003      	b.n	8000de8 <LoopCopyDataInit>

08000de0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000de2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000de4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000de6:	3104      	adds	r1, #4

08000de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000de8:	480b      	ldr	r0, [pc, #44]	; (8000e18 <LoopForever+0xa>)
  ldr r3, =_edata
 8000dea:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <LoopForever+0xe>)
  adds r2, r0, r1
 8000dec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000dee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000df0:	d3f6      	bcc.n	8000de0 <CopyDataInit>
  ldr r2, =_sbss
 8000df2:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <LoopForever+0x12>)
  b LoopFillZerobss
 8000df4:	e002      	b.n	8000dfc <LoopFillZerobss>

08000df6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  str  r3, [r2]
 8000df8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfa:	3204      	adds	r2, #4

08000dfc <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000dfc:	4b09      	ldr	r3, [pc, #36]	; (8000e24 <LoopForever+0x16>)
  cmp r2, r3
 8000dfe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e00:	d3f9      	bcc.n	8000df6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e02:	f7ff ffdd 	bl	8000dc0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000e06:	f003 f919 	bl	800403c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e0a:	f7ff fccf 	bl	80007ac <main>

08000e0e <LoopForever>:

LoopForever:
    b LoopForever
 8000e0e:	e7fe      	b.n	8000e0e <LoopForever>
  ldr   r0, =_estack
 8000e10:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000e14:	080041c8 	.word	0x080041c8
  ldr r0, =_sdata
 8000e18:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000e1c:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000e20:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000e24:	2000014c 	.word	0x2000014c

08000e28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC1_IRQHandler>
	...

08000e2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e32:	1dfb      	adds	r3, r7, #7
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <HAL_Init+0x3c>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <HAL_Init+0x3c>)
 8000e3e:	2180      	movs	r1, #128	; 0x80
 8000e40:	0049      	lsls	r1, r1, #1
 8000e42:	430a      	orrs	r2, r1
 8000e44:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e46:	2000      	movs	r0, #0
 8000e48:	f000 f810 	bl	8000e6c <HAL_InitTick>
 8000e4c:	1e03      	subs	r3, r0, #0
 8000e4e:	d003      	beq.n	8000e58 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e50:	1dfb      	adds	r3, r7, #7
 8000e52:	2201      	movs	r2, #1
 8000e54:	701a      	strb	r2, [r3, #0]
 8000e56:	e001      	b.n	8000e5c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e58:	f7ff fe90 	bl	8000b7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e5c:	1dfb      	adds	r3, r7, #7
 8000e5e:	781b      	ldrb	r3, [r3, #0]
}
 8000e60:	0018      	movs	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	b002      	add	sp, #8
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40022000 	.word	0x40022000

08000e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e74:	230f      	movs	r3, #15
 8000e76:	18fb      	adds	r3, r7, r3
 8000e78:	2200      	movs	r2, #0
 8000e7a:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8000e7c:	4b1d      	ldr	r3, [pc, #116]	; (8000ef4 <HAL_InitTick+0x88>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d02b      	beq.n	8000edc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e84:	4b1c      	ldr	r3, [pc, #112]	; (8000ef8 <HAL_InitTick+0x8c>)
 8000e86:	681c      	ldr	r4, [r3, #0]
 8000e88:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <HAL_InitTick+0x88>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	0019      	movs	r1, r3
 8000e8e:	23fa      	movs	r3, #250	; 0xfa
 8000e90:	0098      	lsls	r0, r3, #2
 8000e92:	f7ff f939 	bl	8000108 <__udivsi3>
 8000e96:	0003      	movs	r3, r0
 8000e98:	0019      	movs	r1, r3
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	f7ff f934 	bl	8000108 <__udivsi3>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f001 f93f 	bl	8002126 <HAL_SYSTICK_Config>
 8000ea8:	1e03      	subs	r3, r0, #0
 8000eaa:	d112      	bne.n	8000ed2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2b03      	cmp	r3, #3
 8000eb0:	d80a      	bhi.n	8000ec8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb2:	6879      	ldr	r1, [r7, #4]
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	425b      	negs	r3, r3
 8000eb8:	2200      	movs	r2, #0
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f001 f91e 	bl	80020fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ec0:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <HAL_InitTick+0x90>)
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	e00d      	b.n	8000ee4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ec8:	230f      	movs	r3, #15
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
 8000ed0:	e008      	b.n	8000ee4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ed2:	230f      	movs	r3, #15
 8000ed4:	18fb      	adds	r3, r7, r3
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	701a      	strb	r2, [r3, #0]
 8000eda:	e003      	b.n	8000ee4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000edc:	230f      	movs	r3, #15
 8000ede:	18fb      	adds	r3, r7, r3
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	18fb      	adds	r3, r7, r3
 8000ee8:	781b      	ldrb	r3, [r3, #0]
}
 8000eea:	0018      	movs	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	b005      	add	sp, #20
 8000ef0:	bd90      	pop	{r4, r7, pc}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	2000000c 	.word	0x2000000c
 8000ef8:	20000004 	.word	0x20000004
 8000efc:	20000008 	.word	0x20000008

08000f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f04:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <HAL_IncTick+0x18>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4b04      	ldr	r3, [pc, #16]	; (8000f1c <HAL_IncTick+0x1c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	18d2      	adds	r2, r2, r3
 8000f0e:	4b02      	ldr	r3, [pc, #8]	; (8000f18 <HAL_IncTick+0x18>)
 8000f10:	601a      	str	r2, [r3, #0]
}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000148 	.word	0x20000148
 8000f1c:	2000000c 	.word	0x2000000c

08000f20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  return uwTick;
 8000f24:	4b02      	ldr	r3, [pc, #8]	; (8000f30 <HAL_GetTick+0x10>)
 8000f26:	681b      	ldr	r3, [r3, #0]
}
 8000f28:	0018      	movs	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	20000148 	.word	0x20000148

08000f34 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a05      	ldr	r2, [pc, #20]	; (8000f58 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000f44:	401a      	ands	r2, r3
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	601a      	str	r2, [r3, #0]
}
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	46bd      	mov	sp, r7
 8000f52:	b002      	add	sp, #8
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	46c0      	nop			; (mov r8, r8)
 8000f58:	ff3fffff 	.word	0xff3fffff

08000f5c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	23c0      	movs	r3, #192	; 0xc0
 8000f6a:	041b      	lsls	r3, r3, #16
 8000f6c:	4013      	ands	r3, r2
}
 8000f6e:	0018      	movs	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b002      	add	sp, #8
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b084      	sub	sp, #16
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	60f8      	str	r0, [r7, #12]
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	68ba      	ldr	r2, [r7, #8]
 8000f88:	2104      	movs	r1, #4
 8000f8a:	400a      	ands	r2, r1
 8000f8c:	2107      	movs	r1, #7
 8000f8e:	4091      	lsls	r1, r2
 8000f90:	000a      	movs	r2, r1
 8000f92:	43d2      	mvns	r2, r2
 8000f94:	401a      	ands	r2, r3
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	2104      	movs	r1, #4
 8000f9a:	400b      	ands	r3, r1
 8000f9c:	6879      	ldr	r1, [r7, #4]
 8000f9e:	4099      	lsls	r1, r3
 8000fa0:	000b      	movs	r3, r1
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000fa8:	46c0      	nop			; (mov r8, r8)
 8000faa:	46bd      	mov	sp, r7
 8000fac:	b004      	add	sp, #16
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	683a      	ldr	r2, [r7, #0]
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	400a      	ands	r2, r1
 8000fc4:	2107      	movs	r1, #7
 8000fc6:	4091      	lsls	r1, r2
 8000fc8:	000a      	movs	r2, r1
 8000fca:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	2104      	movs	r1, #4
 8000fd0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000fd2:	40da      	lsrs	r2, r3
 8000fd4:	0013      	movs	r3, r2
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b002      	add	sp, #8
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68da      	ldr	r2, [r3, #12]
 8000fea:	23c0      	movs	r3, #192	; 0xc0
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e000      	b.n	8000ff8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	b002      	add	sp, #8
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001010:	68ba      	ldr	r2, [r7, #8]
 8001012:	211f      	movs	r1, #31
 8001014:	400a      	ands	r2, r1
 8001016:	210f      	movs	r1, #15
 8001018:	4091      	lsls	r1, r2
 800101a:	000a      	movs	r2, r1
 800101c:	43d2      	mvns	r2, r2
 800101e:	401a      	ands	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	0e9b      	lsrs	r3, r3, #26
 8001024:	210f      	movs	r1, #15
 8001026:	4019      	ands	r1, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	201f      	movs	r0, #31
 800102c:	4003      	ands	r3, r0
 800102e:	4099      	lsls	r1, r3
 8001030:	000b      	movs	r3, r1
 8001032:	431a      	orrs	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001038:	46c0      	nop			; (mov r8, r8)
 800103a:	46bd      	mov	sp, r7
 800103c:	b004      	add	sp, #16
 800103e:	bd80      	pop	{r7, pc}

08001040 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	025b      	lsls	r3, r3, #9
 8001052:	0a5b      	lsrs	r3, r3, #9
 8001054:	431a      	orrs	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	629a      	str	r2, [r3, #40]	; 0x28
}
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	b002      	add	sp, #8
 8001060:	bd80      	pop	{r7, pc}

08001062 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001070:	683a      	ldr	r2, [r7, #0]
 8001072:	0252      	lsls	r2, r2, #9
 8001074:	0a52      	lsrs	r2, r2, #9
 8001076:	43d2      	mvns	r2, r2
 8001078:	401a      	ands	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	46bd      	mov	sp, r7
 8001082:	b002      	add	sp, #8
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	68ba      	ldr	r2, [r7, #8]
 800109a:	0212      	lsls	r2, r2, #8
 800109c:	43d2      	mvns	r2, r2
 800109e:	401a      	ands	r2, r3
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	6879      	ldr	r1, [r7, #4]
 80010a6:	400b      	ands	r3, r1
 80010a8:	4904      	ldr	r1, [pc, #16]	; (80010bc <LL_ADC_SetChannelSamplingTime+0x34>)
 80010aa:	400b      	ands	r3, r1
 80010ac:	431a      	orrs	r2, r3
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	46bd      	mov	sp, r7
 80010b6:	b004      	add	sp, #16
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	7fffff00 	.word	0x7fffff00

080010c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	4a05      	ldr	r2, [pc, #20]	; (80010e4 <LL_ADC_EnableInternalRegulator+0x24>)
 80010ce:	4013      	ands	r3, r2
 80010d0:	2280      	movs	r2, #128	; 0x80
 80010d2:	0552      	lsls	r2, r2, #21
 80010d4:	431a      	orrs	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	46bd      	mov	sp, r7
 80010de:	b002      	add	sp, #8
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	46c0      	nop			; (mov r8, r8)
 80010e4:	6fffffe8 	.word	0x6fffffe8

080010e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	2380      	movs	r3, #128	; 0x80
 80010f6:	055b      	lsls	r3, r3, #21
 80010f8:	401a      	ands	r2, r3
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	429a      	cmp	r2, r3
 8001100:	d101      	bne.n	8001106 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001102:	2301      	movs	r3, #1
 8001104:	e000      	b.n	8001108 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001106:	2300      	movs	r3, #0
}
 8001108:	0018      	movs	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	b002      	add	sp, #8
 800110e:	bd80      	pop	{r7, pc}

08001110 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	4a04      	ldr	r2, [pc, #16]	; (8001130 <LL_ADC_Enable+0x20>)
 800111e:	4013      	ands	r3, r2
 8001120:	2201      	movs	r2, #1
 8001122:	431a      	orrs	r2, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001128:	46c0      	nop			; (mov r8, r8)
 800112a:	46bd      	mov	sp, r7
 800112c:	b002      	add	sp, #8
 800112e:	bd80      	pop	{r7, pc}
 8001130:	7fffffe8 	.word	0x7fffffe8

08001134 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <LL_ADC_Disable+0x20>)
 8001142:	4013      	ands	r3, r2
 8001144:	2202      	movs	r2, #2
 8001146:	431a      	orrs	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800114c:	46c0      	nop			; (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	b002      	add	sp, #8
 8001152:	bd80      	pop	{r7, pc}
 8001154:	7fffffe8 	.word	0x7fffffe8

08001158 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	2201      	movs	r2, #1
 8001166:	4013      	ands	r3, r2
 8001168:	2b01      	cmp	r3, #1
 800116a:	d101      	bne.n	8001170 <LL_ADC_IsEnabled+0x18>
 800116c:	2301      	movs	r3, #1
 800116e:	e000      	b.n	8001172 <LL_ADC_IsEnabled+0x1a>
 8001170:	2300      	movs	r3, #0
}
 8001172:	0018      	movs	r0, r3
 8001174:	46bd      	mov	sp, r7
 8001176:	b002      	add	sp, #8
 8001178:	bd80      	pop	{r7, pc}

0800117a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	2202      	movs	r2, #2
 8001188:	4013      	ands	r3, r2
 800118a:	2b02      	cmp	r3, #2
 800118c:	d101      	bne.n	8001192 <LL_ADC_IsDisableOngoing+0x18>
 800118e:	2301      	movs	r3, #1
 8001190:	e000      	b.n	8001194 <LL_ADC_IsDisableOngoing+0x1a>
 8001192:	2300      	movs	r3, #0
}
 8001194:	0018      	movs	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	b002      	add	sp, #8
 800119a:	bd80      	pop	{r7, pc}

0800119c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	4a04      	ldr	r2, [pc, #16]	; (80011bc <LL_ADC_REG_StartConversion+0x20>)
 80011aa:	4013      	ands	r3, r2
 80011ac:	2204      	movs	r2, #4
 80011ae:	431a      	orrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b002      	add	sp, #8
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	7fffffe8 	.word	0x7fffffe8

080011c0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	2204      	movs	r2, #4
 80011ce:	4013      	ands	r3, r2
 80011d0:	2b04      	cmp	r3, #4
 80011d2:	d101      	bne.n	80011d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011d4:	2301      	movs	r3, #1
 80011d6:	e000      	b.n	80011da <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011d8:	2300      	movs	r3, #0
}
 80011da:	0018      	movs	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	b002      	add	sp, #8
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011ec:	231f      	movs	r3, #31
 80011ee:	18fb      	adds	r3, r7, r3
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e1a0      	b.n	800154c <HAL_ADC_Init+0x368>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10a      	bne.n	8001228 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	0018      	movs	r0, r3
 8001216:	f7ff fcd5 	bl	8000bc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2254      	movs	r2, #84	; 0x54
 8001224:	2100      	movs	r1, #0
 8001226:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	0018      	movs	r0, r3
 800122e:	f7ff ff5b 	bl	80010e8 <LL_ADC_IsInternalRegulatorEnabled>
 8001232:	1e03      	subs	r3, r0, #0
 8001234:	d114      	bne.n	8001260 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	0018      	movs	r0, r3
 800123c:	f7ff ff40 	bl	80010c0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001240:	4bc4      	ldr	r3, [pc, #784]	; (8001554 <HAL_ADC_Init+0x370>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	49c4      	ldr	r1, [pc, #784]	; (8001558 <HAL_ADC_Init+0x374>)
 8001246:	0018      	movs	r0, r3
 8001248:	f7fe ff5e 	bl	8000108 <__udivsi3>
 800124c:	0003      	movs	r3, r0
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001252:	e002      	b.n	800125a <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	3b01      	subs	r3, #1
 8001258:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1f9      	bne.n	8001254 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	0018      	movs	r0, r3
 8001266:	f7ff ff3f 	bl	80010e8 <LL_ADC_IsInternalRegulatorEnabled>
 800126a:	1e03      	subs	r3, r0, #0
 800126c:	d10f      	bne.n	800128e <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001272:	2210      	movs	r2, #16
 8001274:	431a      	orrs	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800127e:	2201      	movs	r2, #1
 8001280:	431a      	orrs	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001286:	231f      	movs	r3, #31
 8001288:	18fb      	adds	r3, r7, r3
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	0018      	movs	r0, r3
 8001294:	f7ff ff94 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>
 8001298:	0003      	movs	r3, r0
 800129a:	60fb      	str	r3, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012a0:	2210      	movs	r2, #16
 80012a2:	4013      	ands	r3, r2
 80012a4:	d000      	beq.n	80012a8 <HAL_ADC_Init+0xc4>
 80012a6:	e144      	b.n	8001532 <HAL_ADC_Init+0x34e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d000      	beq.n	80012b0 <HAL_ADC_Init+0xcc>
 80012ae:	e140      	b.n	8001532 <HAL_ADC_Init+0x34e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012b4:	4aa9      	ldr	r2, [pc, #676]	; (800155c <HAL_ADC_Init+0x378>)
 80012b6:	4013      	ands	r3, r2
 80012b8:	2202      	movs	r2, #2
 80012ba:	431a      	orrs	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	0018      	movs	r0, r3
 80012c6:	f7ff ff47 	bl	8001158 <LL_ADC_IsEnabled>
 80012ca:	1e03      	subs	r3, r0, #0
 80012cc:	d000      	beq.n	80012d0 <HAL_ADC_Init+0xec>
 80012ce:	e0ad      	b.n	800142c <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	7e1b      	ldrb	r3, [r3, #24]
 80012d8:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80012da:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	7e5b      	ldrb	r3, [r3, #25]
 80012e0:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80012e2:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7e9b      	ldrb	r3, [r3, #26]
 80012e8:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80012ea:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d002      	beq.n	80012fa <HAL_ADC_Init+0x116>
 80012f4:	2380      	movs	r3, #128	; 0x80
 80012f6:	015b      	lsls	r3, r3, #5
 80012f8:	e000      	b.n	80012fc <HAL_ADC_Init+0x118>
 80012fa:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80012fc:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001302:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	2b00      	cmp	r3, #0
 800130a:	da04      	bge.n	8001316 <HAL_ADC_Init+0x132>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	085b      	lsrs	r3, r3, #1
 8001314:	e001      	b.n	800131a <HAL_ADC_Init+0x136>
 8001316:	2380      	movs	r3, #128	; 0x80
 8001318:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800131a:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	212c      	movs	r1, #44	; 0x2c
 8001320:	5c5b      	ldrb	r3, [r3, r1]
 8001322:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001324:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4313      	orrs	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2220      	movs	r2, #32
 8001330:	5c9b      	ldrb	r3, [r3, r2]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d115      	bne.n	8001362 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	7e9b      	ldrb	r3, [r3, #26]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d105      	bne.n	800134a <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	2280      	movs	r2, #128	; 0x80
 8001342:	0252      	lsls	r2, r2, #9
 8001344:	4313      	orrs	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
 8001348:	e00b      	b.n	8001362 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800134e:	2220      	movs	r2, #32
 8001350:	431a      	orrs	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800135a:	2201      	movs	r2, #1
 800135c:	431a      	orrs	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00a      	beq.n	8001380 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136e:	23e0      	movs	r3, #224	; 0xe0
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001378:	4313      	orrs	r3, r2
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4313      	orrs	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	4a76      	ldr	r2, [pc, #472]	; (8001560 <HAL_ADC_Init+0x37c>)
 8001388:	4013      	ands	r3, r2
 800138a:	0019      	movs	r1, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	430a      	orrs	r2, r1
 8001394:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	0f9b      	lsrs	r3, r3, #30
 800139c:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013a2:	4313      	orrs	r3, r2
 80013a4:	697a      	ldr	r2, [r7, #20]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	223c      	movs	r2, #60	; 0x3c
 80013ae:	5c9b      	ldrb	r3, [r3, r2]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d111      	bne.n	80013d8 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	0f9b      	lsrs	r3, r3, #30
 80013ba:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013c0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80013c6:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80013cc:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	2201      	movs	r2, #1
 80013d4:	4313      	orrs	r3, r2
 80013d6:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	691b      	ldr	r3, [r3, #16]
 80013de:	4a61      	ldr	r2, [pc, #388]	; (8001564 <HAL_ADC_Init+0x380>)
 80013e0:	4013      	ands	r3, r2
 80013e2:	0019      	movs	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	430a      	orrs	r2, r1
 80013ec:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685a      	ldr	r2, [r3, #4]
 80013f2:	23c0      	movs	r3, #192	; 0xc0
 80013f4:	061b      	lsls	r3, r3, #24
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d018      	beq.n	800142c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	05db      	lsls	r3, r3, #23
 8001402:	429a      	cmp	r2, r3
 8001404:	d012      	beq.n	800142c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	061b      	lsls	r3, r3, #24
 800140e:	429a      	cmp	r2, r3
 8001410:	d00c      	beq.n	800142c <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001412:	4b55      	ldr	r3, [pc, #340]	; (8001568 <HAL_ADC_Init+0x384>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a55      	ldr	r2, [pc, #340]	; (800156c <HAL_ADC_Init+0x388>)
 8001418:	4013      	ands	r3, r2
 800141a:	0019      	movs	r1, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	23f0      	movs	r3, #240	; 0xf0
 8001422:	039b      	lsls	r3, r3, #14
 8001424:	401a      	ands	r2, r3
 8001426:	4b50      	ldr	r3, [pc, #320]	; (8001568 <HAL_ADC_Init+0x384>)
 8001428:	430a      	orrs	r2, r1
 800142a:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6818      	ldr	r0, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001434:	001a      	movs	r2, r3
 8001436:	2100      	movs	r1, #0
 8001438:	f7ff fd9d 	bl	8000f76 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6818      	ldr	r0, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001444:	494a      	ldr	r1, [pc, #296]	; (8001570 <HAL_ADC_Init+0x38c>)
 8001446:	001a      	movs	r2, r3
 8001448:	f7ff fd95 	bl	8000f76 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	691b      	ldr	r3, [r3, #16]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d109      	bne.n	8001468 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2110      	movs	r1, #16
 8001460:	4249      	negs	r1, r1
 8001462:	430a      	orrs	r2, r1
 8001464:	629a      	str	r2, [r3, #40]	; 0x28
 8001466:	e03a      	b.n	80014de <HAL_ADC_Init+0x2fa>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691a      	ldr	r2, [r3, #16]
 800146c:	2380      	movs	r3, #128	; 0x80
 800146e:	039b      	lsls	r3, r3, #14
 8001470:	429a      	cmp	r2, r3
 8001472:	d134      	bne.n	80014de <HAL_ADC_Init+0x2fa>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001474:	2300      	movs	r3, #0
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	e00c      	b.n	8001494 <HAL_ADC_Init+0x2b0>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	40da      	lsrs	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	220f      	movs	r2, #15
 8001488:	4013      	ands	r3, r2
 800148a:	2b0f      	cmp	r3, #15
 800148c:	d006      	beq.n	800149c <HAL_ADC_Init+0x2b8>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	3301      	adds	r3, #1
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	2b07      	cmp	r3, #7
 8001498:	d9ef      	bls.n	800147a <HAL_ADC_Init+0x296>
 800149a:	e000      	b.n	800149e <HAL_ADC_Init+0x2ba>
            ADC_CHSELR_SQ1)
        {
          break;
 800149c:	46c0      	nop			; (mov r8, r8)
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d109      	bne.n	80014b8 <HAL_ADC_Init+0x2d4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2110      	movs	r1, #16
 80014b0:	4249      	negs	r1, r1
 80014b2:	430a      	orrs	r2, r1
 80014b4:	629a      	str	r2, [r3, #40]	; 0x28
 80014b6:	e012      	b.n	80014de <HAL_ADC_Init+0x2fa>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	69db      	ldr	r3, [r3, #28]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	221c      	movs	r2, #28
 80014c8:	4013      	ands	r3, r2
 80014ca:	2210      	movs	r2, #16
 80014cc:	4252      	negs	r2, r2
 80014ce:	409a      	lsls	r2, r3
 80014d0:	0011      	movs	r1, r2
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	430a      	orrs	r2, r1
 80014dc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2100      	movs	r1, #0
 80014e4:	0018      	movs	r0, r3
 80014e6:	f7ff fd63 	bl	8000fb0 <LL_ADC_GetSamplingTimeCommonChannels>
 80014ea:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d10b      	bne.n	800150c <HAL_ADC_Init+0x328>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014fe:	2203      	movs	r2, #3
 8001500:	4393      	bics	r3, r2
 8001502:	2201      	movs	r2, #1
 8001504:	431a      	orrs	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800150a:	e01c      	b.n	8001546 <HAL_ADC_Init+0x362>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001510:	2212      	movs	r2, #18
 8001512:	4393      	bics	r3, r2
 8001514:	2210      	movs	r2, #16
 8001516:	431a      	orrs	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001520:	2201      	movs	r2, #1
 8001522:	431a      	orrs	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001528:	231f      	movs	r3, #31
 800152a:	18fb      	adds	r3, r7, r3
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001530:	e009      	b.n	8001546 <HAL_ADC_Init+0x362>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001536:	2210      	movs	r2, #16
 8001538:	431a      	orrs	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800153e:	231f      	movs	r3, #31
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	2201      	movs	r2, #1
 8001544:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001546:	231f      	movs	r3, #31
 8001548:	18fb      	adds	r3, r7, r3
 800154a:	781b      	ldrb	r3, [r3, #0]
}
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b008      	add	sp, #32
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000004 	.word	0x20000004
 8001558:	00030d40 	.word	0x00030d40
 800155c:	fffffefd 	.word	0xfffffefd
 8001560:	fffe0201 	.word	0xfffe0201
 8001564:	1ffffc02 	.word	0x1ffffc02
 8001568:	40012708 	.word	0x40012708
 800156c:	ffc3ffff 	.word	0xffc3ffff
 8001570:	7fffff04 	.word	0x7fffff04

08001574 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001574:	b5b0      	push	{r4, r5, r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	0018      	movs	r0, r3
 8001586:	f7ff fe1b 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>
 800158a:	1e03      	subs	r3, r0, #0
 800158c:	d16c      	bne.n	8001668 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2254      	movs	r2, #84	; 0x54
 8001592:	5c9b      	ldrb	r3, [r3, r2]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d101      	bne.n	800159c <HAL_ADC_Start_DMA+0x28>
 8001598:	2302      	movs	r3, #2
 800159a:	e06c      	b.n	8001676 <HAL_ADC_Start_DMA+0x102>
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2254      	movs	r2, #84	; 0x54
 80015a0:	2101      	movs	r1, #1
 80015a2:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	2201      	movs	r2, #1
 80015ac:	4013      	ands	r3, r2
 80015ae:	d113      	bne.n	80015d8 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	0018      	movs	r0, r3
 80015b6:	f7ff fdcf 	bl	8001158 <LL_ADC_IsEnabled>
 80015ba:	1e03      	subs	r3, r0, #0
 80015bc:	d004      	beq.n	80015c8 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	0018      	movs	r0, r3
 80015c4:	f7ff fdb6 	bl	8001134 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2101      	movs	r1, #1
 80015d4:	430a      	orrs	r2, r1
 80015d6:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015d8:	2517      	movs	r5, #23
 80015da:	197c      	adds	r4, r7, r5
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	0018      	movs	r0, r3
 80015e0:	f000 fa44 	bl	8001a6c <ADC_Enable>
 80015e4:	0003      	movs	r3, r0
 80015e6:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015e8:	002c      	movs	r4, r5
 80015ea:	193b      	adds	r3, r7, r4
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d13e      	bne.n	8001670 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f6:	4a22      	ldr	r2, [pc, #136]	; (8001680 <HAL_ADC_Start_DMA+0x10c>)
 80015f8:	4013      	ands	r3, r2
 80015fa:	2280      	movs	r2, #128	; 0x80
 80015fc:	0052      	lsls	r2, r2, #1
 80015fe:	431a      	orrs	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2200      	movs	r2, #0
 8001608:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800160e:	4a1d      	ldr	r2, [pc, #116]	; (8001684 <HAL_ADC_Start_DMA+0x110>)
 8001610:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001616:	4a1c      	ldr	r2, [pc, #112]	; (8001688 <HAL_ADC_Start_DMA+0x114>)
 8001618:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800161e:	4a1b      	ldr	r2, [pc, #108]	; (800168c <HAL_ADC_Start_DMA+0x118>)
 8001620:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	221c      	movs	r2, #28
 8001628:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2254      	movs	r2, #84	; 0x54
 800162e:	2100      	movs	r1, #0
 8001630:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2110      	movs	r1, #16
 800163e:	430a      	orrs	r2, r1
 8001640:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	3340      	adds	r3, #64	; 0x40
 800164c:	0019      	movs	r1, r3
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	193c      	adds	r4, r7, r4
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f000 fdfe 	bl	8002254 <HAL_DMA_Start_IT>
 8001658:	0003      	movs	r3, r0
 800165a:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	0018      	movs	r0, r3
 8001662:	f7ff fd9b 	bl	800119c <LL_ADC_REG_StartConversion>
 8001666:	e003      	b.n	8001670 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001668:	2317      	movs	r3, #23
 800166a:	18fb      	adds	r3, r7, r3
 800166c:	2202      	movs	r2, #2
 800166e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001670:	2317      	movs	r3, #23
 8001672:	18fb      	adds	r3, r7, r3
 8001674:	781b      	ldrb	r3, [r3, #0]
}
 8001676:	0018      	movs	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	b006      	add	sp, #24
 800167c:	bdb0      	pop	{r4, r5, r7, pc}
 800167e:	46c0      	nop			; (mov r8, r8)
 8001680:	fffff0fe 	.word	0xfffff0fe
 8001684:	08001c19 	.word	0x08001c19
 8001688:	08001ce1 	.word	0x08001ce1
 800168c:	08001cff 	.word	0x08001cff

08001690 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001698:	46c0      	nop			; (mov r8, r8)
 800169a:	46bd      	mov	sp, r7
 800169c:	b002      	add	sp, #8
 800169e:	bd80      	pop	{r7, pc}

080016a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80016a8:	46c0      	nop			; (mov r8, r8)
 80016aa:	46bd      	mov	sp, r7
 80016ac:	b002      	add	sp, #8
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016b8:	46c0      	nop			; (mov r8, r8)
 80016ba:	46bd      	mov	sp, r7
 80016bc:	b002      	add	sp, #8
 80016be:	bd80      	pop	{r7, pc}

080016c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ca:	2317      	movs	r3, #23
 80016cc:	18fb      	adds	r3, r7, r3
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2254      	movs	r2, #84	; 0x54
 80016da:	5c9b      	ldrb	r3, [r3, r2]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d101      	bne.n	80016e4 <HAL_ADC_ConfigChannel+0x24>
 80016e0:	2302      	movs	r3, #2
 80016e2:	e1be      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x3a2>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2254      	movs	r2, #84	; 0x54
 80016e8:	2101      	movs	r1, #1
 80016ea:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	0018      	movs	r0, r3
 80016f2:	f7ff fd65 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>
 80016f6:	1e03      	subs	r3, r0, #0
 80016f8:	d000      	beq.n	80016fc <HAL_ADC_ConfigChannel+0x3c>
 80016fa:	e1a1      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d100      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x46>
 8001704:	e152      	b.n	80019ac <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	691a      	ldr	r2, [r3, #16]
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	061b      	lsls	r3, r3, #24
 800170e:	429a      	cmp	r2, r3
 8001710:	d004      	beq.n	800171c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001716:	4ac2      	ldr	r2, [pc, #776]	; (8001a20 <HAL_ADC_ConfigChannel+0x360>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d108      	bne.n	800172e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	0019      	movs	r1, r3
 8001726:	0010      	movs	r0, r2
 8001728:	f7ff fc8a 	bl	8001040 <LL_ADC_REG_SetSequencerChAdd>
 800172c:	e0ed      	b.n	800190a <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	211f      	movs	r1, #31
 8001738:	400b      	ands	r3, r1
 800173a:	210f      	movs	r1, #15
 800173c:	4099      	lsls	r1, r3
 800173e:	000b      	movs	r3, r1
 8001740:	43db      	mvns	r3, r3
 8001742:	4013      	ands	r3, r2
 8001744:	0019      	movs	r1, r3
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	025b      	lsls	r3, r3, #9
 800174c:	0a5b      	lsrs	r3, r3, #9
 800174e:	d105      	bne.n	800175c <HAL_ADC_ConfigChannel+0x9c>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	0e9b      	lsrs	r3, r3, #26
 8001756:	221f      	movs	r2, #31
 8001758:	4013      	ands	r3, r2
 800175a:	e0bc      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2201      	movs	r2, #1
 8001762:	4013      	ands	r3, r2
 8001764:	d000      	beq.n	8001768 <HAL_ADC_ConfigChannel+0xa8>
 8001766:	e0b5      	b.n	80018d4 <HAL_ADC_ConfigChannel+0x214>
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2202      	movs	r2, #2
 800176e:	4013      	ands	r3, r2
 8001770:	d000      	beq.n	8001774 <HAL_ADC_ConfigChannel+0xb4>
 8001772:	e0ad      	b.n	80018d0 <HAL_ADC_ConfigChannel+0x210>
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2204      	movs	r2, #4
 800177a:	4013      	ands	r3, r2
 800177c:	d000      	beq.n	8001780 <HAL_ADC_ConfigChannel+0xc0>
 800177e:	e0a5      	b.n	80018cc <HAL_ADC_ConfigChannel+0x20c>
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2208      	movs	r2, #8
 8001786:	4013      	ands	r3, r2
 8001788:	d000      	beq.n	800178c <HAL_ADC_ConfigChannel+0xcc>
 800178a:	e09d      	b.n	80018c8 <HAL_ADC_ConfigChannel+0x208>
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2210      	movs	r2, #16
 8001792:	4013      	ands	r3, r2
 8001794:	d000      	beq.n	8001798 <HAL_ADC_ConfigChannel+0xd8>
 8001796:	e095      	b.n	80018c4 <HAL_ADC_ConfigChannel+0x204>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2220      	movs	r2, #32
 800179e:	4013      	ands	r3, r2
 80017a0:	d000      	beq.n	80017a4 <HAL_ADC_ConfigChannel+0xe4>
 80017a2:	e08d      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x200>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2240      	movs	r2, #64	; 0x40
 80017aa:	4013      	ands	r3, r2
 80017ac:	d000      	beq.n	80017b0 <HAL_ADC_ConfigChannel+0xf0>
 80017ae:	e085      	b.n	80018bc <HAL_ADC_ConfigChannel+0x1fc>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2280      	movs	r2, #128	; 0x80
 80017b6:	4013      	ands	r3, r2
 80017b8:	d000      	beq.n	80017bc <HAL_ADC_ConfigChannel+0xfc>
 80017ba:	e07d      	b.n	80018b8 <HAL_ADC_ConfigChannel+0x1f8>
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	4013      	ands	r3, r2
 80017c6:	d000      	beq.n	80017ca <HAL_ADC_ConfigChannel+0x10a>
 80017c8:	e074      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x1f4>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4013      	ands	r3, r2
 80017d4:	d000      	beq.n	80017d8 <HAL_ADC_ConfigChannel+0x118>
 80017d6:	e06b      	b.n	80018b0 <HAL_ADC_ConfigChannel+0x1f0>
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	4013      	ands	r3, r2
 80017e2:	d000      	beq.n	80017e6 <HAL_ADC_ConfigChannel+0x126>
 80017e4:	e062      	b.n	80018ac <HAL_ADC_ConfigChannel+0x1ec>
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	011b      	lsls	r3, r3, #4
 80017ee:	4013      	ands	r3, r2
 80017f0:	d000      	beq.n	80017f4 <HAL_ADC_ConfigChannel+0x134>
 80017f2:	e059      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x1e8>
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	015b      	lsls	r3, r3, #5
 80017fc:	4013      	ands	r3, r2
 80017fe:	d151      	bne.n	80018a4 <HAL_ADC_ConfigChannel+0x1e4>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	2380      	movs	r3, #128	; 0x80
 8001806:	019b      	lsls	r3, r3, #6
 8001808:	4013      	ands	r3, r2
 800180a:	d149      	bne.n	80018a0 <HAL_ADC_ConfigChannel+0x1e0>
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	01db      	lsls	r3, r3, #7
 8001814:	4013      	ands	r3, r2
 8001816:	d141      	bne.n	800189c <HAL_ADC_ConfigChannel+0x1dc>
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	021b      	lsls	r3, r3, #8
 8001820:	4013      	ands	r3, r2
 8001822:	d139      	bne.n	8001898 <HAL_ADC_ConfigChannel+0x1d8>
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	2380      	movs	r3, #128	; 0x80
 800182a:	025b      	lsls	r3, r3, #9
 800182c:	4013      	ands	r3, r2
 800182e:	d131      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1d4>
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	029b      	lsls	r3, r3, #10
 8001838:	4013      	ands	r3, r2
 800183a:	d129      	bne.n	8001890 <HAL_ADC_ConfigChannel+0x1d0>
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	2380      	movs	r3, #128	; 0x80
 8001842:	02db      	lsls	r3, r3, #11
 8001844:	4013      	ands	r3, r2
 8001846:	d121      	bne.n	800188c <HAL_ADC_ConfigChannel+0x1cc>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	031b      	lsls	r3, r3, #12
 8001850:	4013      	ands	r3, r2
 8001852:	d119      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x1c8>
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	035b      	lsls	r3, r3, #13
 800185c:	4013      	ands	r3, r2
 800185e:	d111      	bne.n	8001884 <HAL_ADC_ConfigChannel+0x1c4>
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2380      	movs	r3, #128	; 0x80
 8001866:	039b      	lsls	r3, r3, #14
 8001868:	4013      	ands	r3, r2
 800186a:	d109      	bne.n	8001880 <HAL_ADC_ConfigChannel+0x1c0>
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	03db      	lsls	r3, r3, #15
 8001874:	4013      	ands	r3, r2
 8001876:	d001      	beq.n	800187c <HAL_ADC_ConfigChannel+0x1bc>
 8001878:	2316      	movs	r3, #22
 800187a:	e02c      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 800187c:	2300      	movs	r3, #0
 800187e:	e02a      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 8001880:	2315      	movs	r3, #21
 8001882:	e028      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 8001884:	2314      	movs	r3, #20
 8001886:	e026      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 8001888:	2313      	movs	r3, #19
 800188a:	e024      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 800188c:	2312      	movs	r3, #18
 800188e:	e022      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 8001890:	2311      	movs	r3, #17
 8001892:	e020      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 8001894:	2310      	movs	r3, #16
 8001896:	e01e      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 8001898:	230f      	movs	r3, #15
 800189a:	e01c      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 800189c:	230e      	movs	r3, #14
 800189e:	e01a      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018a0:	230d      	movs	r3, #13
 80018a2:	e018      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018a4:	230c      	movs	r3, #12
 80018a6:	e016      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018a8:	230b      	movs	r3, #11
 80018aa:	e014      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018ac:	230a      	movs	r3, #10
 80018ae:	e012      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018b0:	2309      	movs	r3, #9
 80018b2:	e010      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018b4:	2308      	movs	r3, #8
 80018b6:	e00e      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018b8:	2307      	movs	r3, #7
 80018ba:	e00c      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018bc:	2306      	movs	r3, #6
 80018be:	e00a      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018c0:	2305      	movs	r3, #5
 80018c2:	e008      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018c4:	2304      	movs	r3, #4
 80018c6:	e006      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018c8:	2303      	movs	r3, #3
 80018ca:	e004      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018cc:	2302      	movs	r3, #2
 80018ce:	e002      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018d0:	2301      	movs	r3, #1
 80018d2:	e000      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x216>
 80018d4:	2300      	movs	r3, #0
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	6852      	ldr	r2, [r2, #4]
 80018da:	201f      	movs	r0, #31
 80018dc:	4002      	ands	r2, r0
 80018de:	4093      	lsls	r3, r2
 80018e0:	000a      	movs	r2, r1
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	089b      	lsrs	r3, r3, #2
 80018ee:	1c5a      	adds	r2, r3, #1
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69db      	ldr	r3, [r3, #28]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d808      	bhi.n	800190a <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6818      	ldr	r0, [r3, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	6859      	ldr	r1, [r3, #4]
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	001a      	movs	r2, r3
 8001906:	f7ff fb7b 	bl	8001000 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	6819      	ldr	r1, [r3, #0]
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	001a      	movs	r2, r3
 8001918:	f7ff fbb6 	bl	8001088 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	db00      	blt.n	8001926 <HAL_ADC_ConfigChannel+0x266>
 8001924:	e096      	b.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001926:	4b3f      	ldr	r3, [pc, #252]	; (8001a24 <HAL_ADC_ConfigChannel+0x364>)
 8001928:	0018      	movs	r0, r3
 800192a:	f7ff fb17 	bl	8000f5c <LL_ADC_GetCommonPathInternalCh>
 800192e:	0003      	movs	r3, r0
 8001930:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a3c      	ldr	r2, [pc, #240]	; (8001a28 <HAL_ADC_ConfigChannel+0x368>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d123      	bne.n	8001984 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	041b      	lsls	r3, r3, #16
 8001942:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001944:	d11e      	bne.n	8001984 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	0412      	lsls	r2, r2, #16
 800194c:	4313      	orrs	r3, r2
 800194e:	4a35      	ldr	r2, [pc, #212]	; (8001a24 <HAL_ADC_ConfigChannel+0x364>)
 8001950:	0019      	movs	r1, r3
 8001952:	0010      	movs	r0, r2
 8001954:	f7ff faee 	bl	8000f34 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001958:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <HAL_ADC_ConfigChannel+0x36c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4934      	ldr	r1, [pc, #208]	; (8001a30 <HAL_ADC_ConfigChannel+0x370>)
 800195e:	0018      	movs	r0, r3
 8001960:	f7fe fbd2 	bl	8000108 <__udivsi3>
 8001964:	0003      	movs	r3, r0
 8001966:	001a      	movs	r2, r3
 8001968:	0013      	movs	r3, r2
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	189b      	adds	r3, r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	3301      	adds	r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001974:	e002      	b.n	800197c <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	3b01      	subs	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f9      	bne.n	8001976 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001982:	e067      	b.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a2a      	ldr	r2, [pc, #168]	; (8001a34 <HAL_ADC_ConfigChannel+0x374>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d162      	bne.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	2380      	movs	r3, #128	; 0x80
 8001992:	03db      	lsls	r3, r3, #15
 8001994:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001996:	d15d      	bne.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	2280      	movs	r2, #128	; 0x80
 800199c:	03d2      	lsls	r2, r2, #15
 800199e:	4313      	orrs	r3, r2
 80019a0:	4a20      	ldr	r2, [pc, #128]	; (8001a24 <HAL_ADC_ConfigChannel+0x364>)
 80019a2:	0019      	movs	r1, r3
 80019a4:	0010      	movs	r0, r2
 80019a6:	f7ff fac5 	bl	8000f34 <LL_ADC_SetCommonPathInternalCh>
 80019aa:	e053      	b.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691a      	ldr	r2, [r3, #16]
 80019b0:	2380      	movs	r3, #128	; 0x80
 80019b2:	061b      	lsls	r3, r3, #24
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d004      	beq.n	80019c2 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80019bc:	4a18      	ldr	r2, [pc, #96]	; (8001a20 <HAL_ADC_ConfigChannel+0x360>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d107      	bne.n	80019d2 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	0019      	movs	r1, r3
 80019cc:	0010      	movs	r0, r2
 80019ce:	f7ff fb48 	bl	8001062 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da3c      	bge.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019da:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_ADC_ConfigChannel+0x364>)
 80019dc:	0018      	movs	r0, r3
 80019de:	f7ff fabd 	bl	8000f5c <LL_ADC_GetCommonPathInternalCh>
 80019e2:	0003      	movs	r3, r0
 80019e4:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a0f      	ldr	r2, [pc, #60]	; (8001a28 <HAL_ADC_ConfigChannel+0x368>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d108      	bne.n	8001a02 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	4a11      	ldr	r2, [pc, #68]	; (8001a38 <HAL_ADC_ConfigChannel+0x378>)
 80019f4:	4013      	ands	r3, r2
 80019f6:	4a0b      	ldr	r2, [pc, #44]	; (8001a24 <HAL_ADC_ConfigChannel+0x364>)
 80019f8:	0019      	movs	r1, r3
 80019fa:	0010      	movs	r0, r2
 80019fc:	f7ff fa9a 	bl	8000f34 <LL_ADC_SetCommonPathInternalCh>
 8001a00:	e028      	b.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a0b      	ldr	r2, [pc, #44]	; (8001a34 <HAL_ADC_ConfigChannel+0x374>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d123      	bne.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	4a0b      	ldr	r2, [pc, #44]	; (8001a3c <HAL_ADC_ConfigChannel+0x37c>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	4a04      	ldr	r2, [pc, #16]	; (8001a24 <HAL_ADC_ConfigChannel+0x364>)
 8001a14:	0019      	movs	r1, r3
 8001a16:	0010      	movs	r0, r2
 8001a18:	f7ff fa8c 	bl	8000f34 <LL_ADC_SetCommonPathInternalCh>
 8001a1c:	e01a      	b.n	8001a54 <HAL_ADC_ConfigChannel+0x394>
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	80000004 	.word	0x80000004
 8001a24:	40012708 	.word	0x40012708
 8001a28:	a4000200 	.word	0xa4000200
 8001a2c:	20000004 	.word	0x20000004
 8001a30:	00030d40 	.word	0x00030d40
 8001a34:	a8000400 	.word	0xa8000400
 8001a38:	ff7fffff 	.word	0xff7fffff
 8001a3c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a44:	2220      	movs	r2, #32
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001a4c:	2317      	movs	r3, #23
 8001a4e:	18fb      	adds	r3, r7, r3
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2254      	movs	r2, #84	; 0x54
 8001a58:	2100      	movs	r1, #0
 8001a5a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001a5c:	2317      	movs	r3, #23
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	781b      	ldrb	r3, [r3, #0]
}
 8001a62:	0018      	movs	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	b006      	add	sp, #24
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	46c0      	nop			; (mov r8, r8)

08001a6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	f7ff fb6b 	bl	8001158 <LL_ADC_IsEnabled>
 8001a82:	1e03      	subs	r3, r0, #0
 8001a84:	d162      	bne.n	8001b4c <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	4a32      	ldr	r2, [pc, #200]	; (8001b58 <ADC_Enable+0xec>)
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d00d      	beq.n	8001aae <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a96:	2210      	movs	r2, #16
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e04f      	b.n	8001b4e <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	f7ff fb2c 	bl	8001110 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001ab8:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <ADC_Enable+0xf0>)
 8001aba:	0018      	movs	r0, r3
 8001abc:	f7ff fa4e 	bl	8000f5c <LL_ADC_GetCommonPathInternalCh>
 8001ac0:	0002      	movs	r2, r0
 8001ac2:	2380      	movs	r3, #128	; 0x80
 8001ac4:	041b      	lsls	r3, r3, #16
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d00f      	beq.n	8001aea <ADC_Enable+0x7e>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001aca:	4b25      	ldr	r3, [pc, #148]	; (8001b60 <ADC_Enable+0xf4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4925      	ldr	r1, [pc, #148]	; (8001b64 <ADC_Enable+0xf8>)
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7fe fb19 	bl	8000108 <__udivsi3>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	3301      	adds	r3, #1
 8001ada:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001adc:	e002      	b.n	8001ae4 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	3b01      	subs	r3, #1
 8001ae2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1f9      	bne.n	8001ade <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	7e5b      	ldrb	r3, [r3, #25]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d02c      	beq.n	8001b4c <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001af2:	f7ff fa15 	bl	8000f20 <HAL_GetTick>
 8001af6:	0003      	movs	r3, r0
 8001af8:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001afa:	e020      	b.n	8001b3e <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	0018      	movs	r0, r3
 8001b02:	f7ff fb29 	bl	8001158 <LL_ADC_IsEnabled>
 8001b06:	1e03      	subs	r3, r0, #0
 8001b08:	d104      	bne.n	8001b14 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f7ff fafe 	bl	8001110 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b14:	f7ff fa04 	bl	8000f20 <HAL_GetTick>
 8001b18:	0002      	movs	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d90d      	bls.n	8001b3e <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b26:	2210      	movs	r2, #16
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b32:	2201      	movs	r2, #1
 8001b34:	431a      	orrs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e007      	b.n	8001b4e <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2201      	movs	r2, #1
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d1d7      	bne.n	8001afc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	0018      	movs	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	b004      	add	sp, #16
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	80000017 	.word	0x80000017
 8001b5c:	40012708 	.word	0x40012708
 8001b60:	20000004 	.word	0x20000004
 8001b64:	00030d40 	.word	0x00030d40

08001b68 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	0018      	movs	r0, r3
 8001b76:	f7ff fb00 	bl	800117a <LL_ADC_IsDisableOngoing>
 8001b7a:	0003      	movs	r3, r0
 8001b7c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	0018      	movs	r0, r3
 8001b84:	f7ff fae8 	bl	8001158 <LL_ADC_IsEnabled>
 8001b88:	1e03      	subs	r3, r0, #0
 8001b8a:	d040      	beq.n	8001c0e <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d13d      	bne.n	8001c0e <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	2205      	movs	r2, #5
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d10d      	bne.n	8001bbc <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff fac5 	bl	8001134 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2203      	movs	r2, #3
 8001bb0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bb2:	f7ff f9b5 	bl	8000f20 <HAL_GetTick>
 8001bb6:	0003      	movs	r3, r0
 8001bb8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001bba:	e022      	b.n	8001c02 <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc0:	2210      	movs	r2, #16
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bcc:	2201      	movs	r2, #1
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e01b      	b.n	8001c10 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bd8:	f7ff f9a2 	bl	8000f20 <HAL_GetTick>
 8001bdc:	0002      	movs	r2, r0
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d90d      	bls.n	8001c02 <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	2210      	movs	r2, #16
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e006      	b.n	8001c10 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d1e4      	bne.n	8001bd8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	0018      	movs	r0, r3
 8001c12:	46bd      	mov	sp, r7
 8001c14:	b004      	add	sp, #16
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c24:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c2a:	2250      	movs	r2, #80	; 0x50
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d141      	bne.n	8001cb4 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c34:	2280      	movs	r2, #128	; 0x80
 8001c36:	0092      	lsls	r2, r2, #2
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	0018      	movs	r0, r3
 8001c44:	f7ff f9cb 	bl	8000fde <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c48:	1e03      	subs	r3, r0, #0
 8001c4a:	d02e      	beq.n	8001caa <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	7e9b      	ldrb	r3, [r3, #26]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d12a      	bne.n	8001caa <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2208      	movs	r2, #8
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d123      	bne.n	8001caa <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	0018      	movs	r0, r3
 8001c68:	f7ff faaa 	bl	80011c0 <LL_ADC_REG_IsConversionOngoing>
 8001c6c:	1e03      	subs	r3, r0, #0
 8001c6e:	d110      	bne.n	8001c92 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	210c      	movs	r1, #12
 8001c7c:	438a      	bics	r2, r1
 8001c7e:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c84:	4a15      	ldr	r2, [pc, #84]	; (8001cdc <ADC_DMAConvCplt+0xc4>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	2201      	movs	r2, #1
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	659a      	str	r2, [r3, #88]	; 0x58
 8001c90:	e00b      	b.n	8001caa <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c96:	2220      	movs	r2, #32
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	431a      	orrs	r2, r3
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	0018      	movs	r0, r3
 8001cae:	f7ff fcef 	bl	8001690 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001cb2:	e00f      	b.n	8001cd4 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb8:	2210      	movs	r2, #16
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d004      	beq.n	8001cc8 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f7ff fcf5 	bl	80016b0 <HAL_ADC_ErrorCallback>
}
 8001cc6:	e005      	b.n	8001cd4 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	0010      	movs	r0, r2
 8001cd2:	4798      	blx	r3
}
 8001cd4:	46c0      	nop			; (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b004      	add	sp, #16
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	fffffefe 	.word	0xfffffefe

08001ce0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f7ff fcd5 	bl	80016a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	b004      	add	sp, #16
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b084      	sub	sp, #16
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d10:	2240      	movs	r2, #64	; 0x40
 8001d12:	431a      	orrs	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	0018      	movs	r0, r3
 8001d28:	f7ff fcc2 	bl	80016b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001d2c:	46c0      	nop			; (mov r8, r8)
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	b004      	add	sp, #16
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <LL_ADC_SetCalibrationFactor>:
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	22b4      	movs	r2, #180	; 0xb4
 8001d42:	589b      	ldr	r3, [r3, r2]
 8001d44:	227f      	movs	r2, #127	; 0x7f
 8001d46:	4393      	bics	r3, r2
 8001d48:	001a      	movs	r2, r3
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	21b4      	movs	r1, #180	; 0xb4
 8001d52:	505a      	str	r2, [r3, r1]
}
 8001d54:	46c0      	nop			; (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b002      	add	sp, #8
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <LL_ADC_GetCalibrationFactor>:
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	22b4      	movs	r2, #180	; 0xb4
 8001d68:	589b      	ldr	r3, [r3, r2]
 8001d6a:	227f      	movs	r2, #127	; 0x7f
 8001d6c:	4013      	ands	r3, r2
}
 8001d6e:	0018      	movs	r0, r3
 8001d70:	46bd      	mov	sp, r7
 8001d72:	b002      	add	sp, #8
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <LL_ADC_Enable>:
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	4a04      	ldr	r2, [pc, #16]	; (8001d98 <LL_ADC_Enable+0x20>)
 8001d86:	4013      	ands	r3, r2
 8001d88:	2201      	movs	r2, #1
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
}
 8001d90:	46c0      	nop			; (mov r8, r8)
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b002      	add	sp, #8
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	7fffffe8 	.word	0x7fffffe8

08001d9c <LL_ADC_Disable>:
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	4a04      	ldr	r2, [pc, #16]	; (8001dbc <LL_ADC_Disable+0x20>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	2202      	movs	r2, #2
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	609a      	str	r2, [r3, #8]
}
 8001db4:	46c0      	nop			; (mov r8, r8)
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b002      	add	sp, #8
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	7fffffe8 	.word	0x7fffffe8

08001dc0 <LL_ADC_IsEnabled>:
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	4013      	ands	r3, r2
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d101      	bne.n	8001dd8 <LL_ADC_IsEnabled+0x18>
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e000      	b.n	8001dda <LL_ADC_IsEnabled+0x1a>
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	0018      	movs	r0, r3
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	b002      	add	sp, #8
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <LL_ADC_StartCalibration>:
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	4a05      	ldr	r2, [pc, #20]	; (8001e08 <LL_ADC_StartCalibration+0x24>)
 8001df2:	4013      	ands	r3, r2
 8001df4:	2280      	movs	r2, #128	; 0x80
 8001df6:	0612      	lsls	r2, r2, #24
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	46bd      	mov	sp, r7
 8001e02:	b002      	add	sp, #8
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	7fffffe8 	.word	0x7fffffe8

08001e0c <LL_ADC_IsCalibrationOnGoing>:
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	0fdb      	lsrs	r3, r3, #31
 8001e1a:	07da      	lsls	r2, r3, #31
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	061b      	lsls	r3, r3, #24
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d101      	bne.n	8001e28 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <LL_ADC_IsCalibrationOnGoing+0x1e>
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	b002      	add	sp, #8
 8001e30:	bd80      	pop	{r7, pc}
	...

08001e34 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8001e34:	b590      	push	{r4, r7, lr}
 8001e36:	b089      	sub	sp, #36	; 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2254      	movs	r2, #84	; 0x54
 8001e48:	5c9b      	ldrb	r3, [r3, r2]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d101      	bne.n	8001e52 <HAL_ADCEx_Calibration_Start+0x1e>
 8001e4e:	2302      	movs	r3, #2
 8001e50:	e0bb      	b.n	8001fca <HAL_ADCEx_Calibration_Start+0x196>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2254      	movs	r2, #84	; 0x54
 8001e56:	2101      	movs	r1, #1
 8001e58:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001e5a:	2317      	movs	r3, #23
 8001e5c:	18fc      	adds	r4, r7, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	0018      	movs	r0, r3
 8001e62:	f7ff fe81 	bl	8001b68 <ADC_Disable>
 8001e66:	0003      	movs	r3, r0
 8001e68:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f7ff ffa6 	bl	8001dc0 <LL_ADC_IsEnabled>
 8001e74:	1e03      	subs	r3, r0, #0
 8001e76:	d000      	beq.n	8001e7a <HAL_ADCEx_Calibration_Start+0x46>
 8001e78:	e09a      	b.n	8001fb0 <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e7e:	4a55      	ldr	r2, [pc, #340]	; (8001fd4 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	2202      	movs	r2, #2
 8001e84:	431a      	orrs	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	2203      	movs	r2, #3
 8001e92:	4013      	ands	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68da      	ldr	r2, [r3, #12]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2103      	movs	r1, #3
 8001ea2:	438a      	bics	r2, r1
 8001ea4:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
 8001eaa:	e02e      	b.n	8001f0a <HAL_ADCEx_Calibration_Start+0xd6>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f7ff ff97 	bl	8001de4 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001eb6:	e015      	b.n	8001ee4 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001ebe:	68ba      	ldr	r2, [r7, #8]
 8001ec0:	23ae      	movs	r3, #174	; 0xae
 8001ec2:	029b      	lsls	r3, r3, #10
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d30d      	bcc.n	8001ee4 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ecc:	2212      	movs	r2, #18
 8001ece:	4393      	bics	r3, r2
 8001ed0:	2210      	movs	r2, #16
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2254      	movs	r2, #84	; 0x54
 8001edc:	2100      	movs	r1, #0
 8001ede:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e072      	b.n	8001fca <HAL_ADCEx_Calibration_Start+0x196>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	0018      	movs	r0, r3
 8001eea:	f7ff ff8f 	bl	8001e0c <LL_ADC_IsCalibrationOnGoing>
 8001eee:	1e03      	subs	r3, r0, #0
 8001ef0:	d1e2      	bne.n	8001eb8 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	f7ff ff30 	bl	8001d5c <LL_ADC_GetCalibrationFactor>
 8001efc:	0002      	movs	r2, r0
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	189b      	adds	r3, r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	3301      	adds	r3, #1
 8001f08:	61fb      	str	r3, [r7, #28]
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	2b07      	cmp	r3, #7
 8001f0e:	d9cd      	bls.n	8001eac <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8001f10:	69f9      	ldr	r1, [r7, #28]
 8001f12:	69b8      	ldr	r0, [r7, #24]
 8001f14:	f7fe f8f8 	bl	8000108 <__udivsi3>
 8001f18:	0003      	movs	r3, r0
 8001f1a:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	0018      	movs	r0, r3
 8001f22:	f7ff ff29 	bl	8001d78 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	0011      	movs	r1, r2
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f7ff ff00 	bl	8001d34 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	0018      	movs	r0, r3
 8001f3a:	f7ff ff2f 	bl	8001d9c <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f3e:	f7fe ffef 	bl	8000f20 <HAL_GetTick>
 8001f42:	0003      	movs	r3, r0
 8001f44:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001f46:	e01b      	b.n	8001f80 <HAL_ADCEx_Calibration_Start+0x14c>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f48:	f7fe ffea 	bl	8000f20 <HAL_GetTick>
 8001f4c:	0002      	movs	r2, r0
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d914      	bls.n	8001f80 <HAL_ADCEx_Calibration_Start+0x14c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7ff ff30 	bl	8001dc0 <LL_ADC_IsEnabled>
 8001f60:	1e03      	subs	r3, r0, #0
 8001f62:	d00d      	beq.n	8001f80 <HAL_ADCEx_Calibration_Start+0x14c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f68:	2210      	movs	r2, #16
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f74:	2201      	movs	r2, #1
 8001f76:	431a      	orrs	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e024      	b.n	8001fca <HAL_ADCEx_Calibration_Start+0x196>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7ff ff1b 	bl	8001dc0 <LL_ADC_IsEnabled>
 8001f8a:	1e03      	subs	r3, r0, #0
 8001f8c:	d1dc      	bne.n	8001f48 <HAL_ADCEx_Calibration_Start+0x114>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68d9      	ldr	r1, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa2:	2203      	movs	r2, #3
 8001fa4:	4393      	bics	r3, r2
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	659a      	str	r2, [r3, #88]	; 0x58
 8001fae:	e005      	b.n	8001fbc <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb4:	2210      	movs	r2, #16
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2254      	movs	r2, #84	; 0x54
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001fc4:	2317      	movs	r3, #23
 8001fc6:	18fb      	adds	r3, r7, r3
 8001fc8:	781b      	ldrb	r3, [r3, #0]
}
 8001fca:	0018      	movs	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b009      	add	sp, #36	; 0x24
 8001fd0:	bd90      	pop	{r4, r7, pc}
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	fffffefd 	.word	0xfffffefd

08001fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	0002      	movs	r2, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	1dfb      	adds	r3, r7, #7
 8001fe4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fe6:	1dfb      	adds	r3, r7, #7
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b7f      	cmp	r3, #127	; 0x7f
 8001fec:	d828      	bhi.n	8002040 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fee:	4a2f      	ldr	r2, [pc, #188]	; (80020ac <__NVIC_SetPriority+0xd4>)
 8001ff0:	1dfb      	adds	r3, r7, #7
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b25b      	sxtb	r3, r3
 8001ff6:	089b      	lsrs	r3, r3, #2
 8001ff8:	33c0      	adds	r3, #192	; 0xc0
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	589b      	ldr	r3, [r3, r2]
 8001ffe:	1dfa      	adds	r2, r7, #7
 8002000:	7812      	ldrb	r2, [r2, #0]
 8002002:	0011      	movs	r1, r2
 8002004:	2203      	movs	r2, #3
 8002006:	400a      	ands	r2, r1
 8002008:	00d2      	lsls	r2, r2, #3
 800200a:	21ff      	movs	r1, #255	; 0xff
 800200c:	4091      	lsls	r1, r2
 800200e:	000a      	movs	r2, r1
 8002010:	43d2      	mvns	r2, r2
 8002012:	401a      	ands	r2, r3
 8002014:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	019b      	lsls	r3, r3, #6
 800201a:	22ff      	movs	r2, #255	; 0xff
 800201c:	401a      	ands	r2, r3
 800201e:	1dfb      	adds	r3, r7, #7
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	0018      	movs	r0, r3
 8002024:	2303      	movs	r3, #3
 8002026:	4003      	ands	r3, r0
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800202c:	481f      	ldr	r0, [pc, #124]	; (80020ac <__NVIC_SetPriority+0xd4>)
 800202e:	1dfb      	adds	r3, r7, #7
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	b25b      	sxtb	r3, r3
 8002034:	089b      	lsrs	r3, r3, #2
 8002036:	430a      	orrs	r2, r1
 8002038:	33c0      	adds	r3, #192	; 0xc0
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800203e:	e031      	b.n	80020a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002040:	4a1b      	ldr	r2, [pc, #108]	; (80020b0 <__NVIC_SetPriority+0xd8>)
 8002042:	1dfb      	adds	r3, r7, #7
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	0019      	movs	r1, r3
 8002048:	230f      	movs	r3, #15
 800204a:	400b      	ands	r3, r1
 800204c:	3b08      	subs	r3, #8
 800204e:	089b      	lsrs	r3, r3, #2
 8002050:	3306      	adds	r3, #6
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	18d3      	adds	r3, r2, r3
 8002056:	3304      	adds	r3, #4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	1dfa      	adds	r2, r7, #7
 800205c:	7812      	ldrb	r2, [r2, #0]
 800205e:	0011      	movs	r1, r2
 8002060:	2203      	movs	r2, #3
 8002062:	400a      	ands	r2, r1
 8002064:	00d2      	lsls	r2, r2, #3
 8002066:	21ff      	movs	r1, #255	; 0xff
 8002068:	4091      	lsls	r1, r2
 800206a:	000a      	movs	r2, r1
 800206c:	43d2      	mvns	r2, r2
 800206e:	401a      	ands	r2, r3
 8002070:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	019b      	lsls	r3, r3, #6
 8002076:	22ff      	movs	r2, #255	; 0xff
 8002078:	401a      	ands	r2, r3
 800207a:	1dfb      	adds	r3, r7, #7
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	0018      	movs	r0, r3
 8002080:	2303      	movs	r3, #3
 8002082:	4003      	ands	r3, r0
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002088:	4809      	ldr	r0, [pc, #36]	; (80020b0 <__NVIC_SetPriority+0xd8>)
 800208a:	1dfb      	adds	r3, r7, #7
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	001c      	movs	r4, r3
 8002090:	230f      	movs	r3, #15
 8002092:	4023      	ands	r3, r4
 8002094:	3b08      	subs	r3, #8
 8002096:	089b      	lsrs	r3, r3, #2
 8002098:	430a      	orrs	r2, r1
 800209a:	3306      	adds	r3, #6
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	18c3      	adds	r3, r0, r3
 80020a0:	3304      	adds	r3, #4
 80020a2:	601a      	str	r2, [r3, #0]
}
 80020a4:	46c0      	nop			; (mov r8, r8)
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b003      	add	sp, #12
 80020aa:	bd90      	pop	{r4, r7, pc}
 80020ac:	e000e100 	.word	0xe000e100
 80020b0:	e000ed00 	.word	0xe000ed00

080020b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	1e5a      	subs	r2, r3, #1
 80020c0:	2380      	movs	r3, #128	; 0x80
 80020c2:	045b      	lsls	r3, r3, #17
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d301      	bcc.n	80020cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020c8:	2301      	movs	r3, #1
 80020ca:	e010      	b.n	80020ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020cc:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <SysTick_Config+0x44>)
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	3a01      	subs	r2, #1
 80020d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020d4:	2301      	movs	r3, #1
 80020d6:	425b      	negs	r3, r3
 80020d8:	2103      	movs	r1, #3
 80020da:	0018      	movs	r0, r3
 80020dc:	f7ff ff7c 	bl	8001fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e0:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <SysTick_Config+0x44>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e6:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <SysTick_Config+0x44>)
 80020e8:	2207      	movs	r2, #7
 80020ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	0018      	movs	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	b002      	add	sp, #8
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	46c0      	nop			; (mov r8, r8)
 80020f8:	e000e010 	.word	0xe000e010

080020fc <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
 8002106:	210f      	movs	r1, #15
 8002108:	187b      	adds	r3, r7, r1
 800210a:	1c02      	adds	r2, r0, #0
 800210c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800210e:	68ba      	ldr	r2, [r7, #8]
 8002110:	187b      	adds	r3, r7, r1
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	b25b      	sxtb	r3, r3
 8002116:	0011      	movs	r1, r2
 8002118:	0018      	movs	r0, r3
 800211a:	f7ff ff5d 	bl	8001fd8 <__NVIC_SetPriority>
}
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	46bd      	mov	sp, r7
 8002122:	b004      	add	sp, #16
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	0018      	movs	r0, r3
 8002132:	f7ff ffbf 	bl	80020b4 <SysTick_Config>
 8002136:	0003      	movs	r3, r0
}
 8002138:	0018      	movs	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	b002      	add	sp, #8
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e077      	b.n	8002242 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a3d      	ldr	r2, [pc, #244]	; (800224c <HAL_DMA_Init+0x10c>)
 8002158:	4694      	mov	ip, r2
 800215a:	4463      	add	r3, ip
 800215c:	2114      	movs	r1, #20
 800215e:	0018      	movs	r0, r3
 8002160:	f7fd ffd2 	bl	8000108 <__udivsi3>
 8002164:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8002166:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2225      	movs	r2, #37	; 0x25
 8002170:	2102      	movs	r1, #2
 8002172:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4934      	ldr	r1, [pc, #208]	; (8002250 <HAL_DMA_Init+0x110>)
 8002180:	400a      	ands	r2, r1
 8002182:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6819      	ldr	r1, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	431a      	orrs	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	0018      	movs	r0, r3
 80021be:	f000 f911 	bl	80023e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	2380      	movs	r3, #128	; 0x80
 80021c8:	01db      	lsls	r3, r3, #7
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d102      	bne.n	80021d4 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021dc:	21ff      	movs	r1, #255	; 0xff
 80021de:	400a      	ands	r2, r1
 80021e0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80021ea:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d011      	beq.n	8002218 <HAL_DMA_Init+0xd8>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b04      	cmp	r3, #4
 80021fa:	d80d      	bhi.n	8002218 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	0018      	movs	r0, r3
 8002200:	f000 f91c 	bl	800243c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	e008      	b.n	800222a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2225      	movs	r2, #37	; 0x25
 8002234:	2101      	movs	r1, #1
 8002236:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	; 0x24
 800223c:	2100      	movs	r1, #0
 800223e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	0018      	movs	r0, r3
 8002244:	46bd      	mov	sp, r7
 8002246:	b002      	add	sp, #8
 8002248:	bd80      	pop	{r7, pc}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	bffdfff8 	.word	0xbffdfff8
 8002250:	ffff800f 	.word	0xffff800f

08002254 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
 8002260:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002262:	2317      	movs	r3, #23
 8002264:	18fb      	adds	r3, r7, r3
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2224      	movs	r2, #36	; 0x24
 800226e:	5c9b      	ldrb	r3, [r3, r2]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d101      	bne.n	8002278 <HAL_DMA_Start_IT+0x24>
 8002274:	2302      	movs	r3, #2
 8002276:	e070      	b.n	800235a <HAL_DMA_Start_IT+0x106>
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2224      	movs	r2, #36	; 0x24
 800227c:	2101      	movs	r1, #1
 800227e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2225      	movs	r2, #37	; 0x25
 8002284:	5c9b      	ldrb	r3, [r3, r2]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b01      	cmp	r3, #1
 800228a:	d157      	bne.n	800233c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2225      	movs	r2, #37	; 0x25
 8002290:	2102      	movs	r1, #2
 8002292:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2101      	movs	r1, #1
 80022a6:	438a      	bics	r2, r1
 80022a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	68b9      	ldr	r1, [r7, #8]
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 f857 	bl	8002364 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d008      	beq.n	80022d0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	210e      	movs	r1, #14
 80022ca:	430a      	orrs	r2, r1
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	e00f      	b.n	80022f0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2104      	movs	r1, #4
 80022dc:	438a      	bics	r2, r1
 80022de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	210a      	movs	r1, #10
 80022ec:	430a      	orrs	r2, r1
 80022ee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	025b      	lsls	r3, r3, #9
 80022fa:	4013      	ands	r3, r2
 80022fc:	d008      	beq.n	8002310 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002308:	2180      	movs	r1, #128	; 0x80
 800230a:	0049      	lsls	r1, r1, #1
 800230c:	430a      	orrs	r2, r1
 800230e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002314:	2b00      	cmp	r3, #0
 8002316:	d008      	beq.n	800232a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002322:	2180      	movs	r1, #128	; 0x80
 8002324:	0049      	lsls	r1, r1, #1
 8002326:	430a      	orrs	r2, r1
 8002328:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2101      	movs	r1, #1
 8002336:	430a      	orrs	r2, r1
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	e007      	b.n	800234c <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2224      	movs	r2, #36	; 0x24
 8002340:	2100      	movs	r1, #0
 8002342:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002344:	2317      	movs	r3, #23
 8002346:	18fb      	adds	r3, r7, r3
 8002348:	2202      	movs	r2, #2
 800234a:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2224      	movs	r2, #36	; 0x24
 8002350:	2100      	movs	r1, #0
 8002352:	5499      	strb	r1, [r3, r2]

  return status;
 8002354:	2317      	movs	r3, #23
 8002356:	18fb      	adds	r3, r7, r3
 8002358:	781b      	ldrb	r3, [r3, #0]
}
 800235a:	0018      	movs	r0, r3
 800235c:	46bd      	mov	sp, r7
 800235e:	b006      	add	sp, #24
 8002360:	bd80      	pop	{r7, pc}
	...

08002364 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800237a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002380:	2b00      	cmp	r3, #0
 8002382:	d004      	beq.n	800238e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800238c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800238e:	4b14      	ldr	r3, [pc, #80]	; (80023e0 <DMA_SetConfig+0x7c>)
 8002390:	6859      	ldr	r1, [r3, #4]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	221c      	movs	r2, #28
 8002398:	4013      	ands	r3, r2
 800239a:	2201      	movs	r2, #1
 800239c:	409a      	lsls	r2, r3
 800239e:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <DMA_SetConfig+0x7c>)
 80023a0:	430a      	orrs	r2, r1
 80023a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d108      	bne.n	80023c6 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023c4:	e007      	b.n	80023d6 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68ba      	ldr	r2, [r7, #8]
 80023cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	60da      	str	r2, [r3, #12]
}
 80023d6:	46c0      	nop			; (mov r8, r8)
 80023d8:	46bd      	mov	sp, r7
 80023da:	b004      	add	sp, #16
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	40020000 	.word	0x40020000

080023e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	001a      	movs	r2, r3
 80023f2:	23ff      	movs	r3, #255	; 0xff
 80023f4:	4013      	ands	r3, r2
 80023f6:	3b08      	subs	r3, #8
 80023f8:	2114      	movs	r1, #20
 80023fa:	0018      	movs	r0, r3
 80023fc:	f7fd fe84 	bl	8000108 <__udivsi3>
 8002400:	0003      	movs	r3, r0
 8002402:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 800240a:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800240c:	4694      	mov	ip, r2
 800240e:	4463      	add	r3, ip
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	001a      	movs	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	645a      	str	r2, [r3, #68]	; 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a07      	ldr	r2, [pc, #28]	; (8002438 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800241c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	221c      	movs	r2, #28
 8002422:	4013      	ands	r3, r2
 8002424:	2201      	movs	r2, #1
 8002426:	409a      	lsls	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800242c:	46c0      	nop			; (mov r8, r8)
 800242e:	46bd      	mov	sp, r7
 8002430:	b004      	add	sp, #16
 8002432:	bd80      	pop	{r7, pc}
 8002434:	10008200 	.word	0x10008200
 8002438:	40020880 	.word	0x40020880

0800243c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	22ff      	movs	r2, #255	; 0xff
 800244a:	4013      	ands	r3, r2
 800244c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	4a0a      	ldr	r2, [pc, #40]	; (800247c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002452:	4694      	mov	ip, r2
 8002454:	4463      	add	r3, ip
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	001a      	movs	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	651a      	str	r2, [r3, #80]	; 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a07      	ldr	r2, [pc, #28]	; (8002480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002462:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	3b01      	subs	r3, #1
 8002468:	2203      	movs	r2, #3
 800246a:	4013      	ands	r3, r2
 800246c:	2201      	movs	r2, #1
 800246e:	409a      	lsls	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002474:	46c0      	nop			; (mov r8, r8)
 8002476:	46bd      	mov	sp, r7
 8002478:	b004      	add	sp, #16
 800247a:	bd80      	pop	{r7, pc}
 800247c:	1000823f 	.word	0x1000823f
 8002480:	40020940 	.word	0x40020940

08002484 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002492:	e153      	b.n	800273c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2101      	movs	r1, #1
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	4091      	lsls	r1, r2
 800249e:	000a      	movs	r2, r1
 80024a0:	4013      	ands	r3, r2
 80024a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d100      	bne.n	80024ac <HAL_GPIO_Init+0x28>
 80024aa:	e144      	b.n	8002736 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x38>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b12      	cmp	r3, #18
 80024ba:	d125      	bne.n	8002508 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	08da      	lsrs	r2, r3, #3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3208      	adds	r2, #8
 80024c4:	0092      	lsls	r2, r2, #2
 80024c6:	58d3      	ldr	r3, [r2, r3]
 80024c8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	2207      	movs	r2, #7
 80024ce:	4013      	ands	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	220f      	movs	r2, #15
 80024d4:	409a      	lsls	r2, r3
 80024d6:	0013      	movs	r3, r2
 80024d8:	43da      	mvns	r2, r3
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	4013      	ands	r3, r2
 80024de:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	220f      	movs	r2, #15
 80024e6:	401a      	ands	r2, r3
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	2107      	movs	r1, #7
 80024ec:	400b      	ands	r3, r1
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	409a      	lsls	r2, r3
 80024f2:	0013      	movs	r3, r2
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	08da      	lsrs	r2, r3, #3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3208      	adds	r2, #8
 8002502:	0092      	lsls	r2, r2, #2
 8002504:	6979      	ldr	r1, [r7, #20]
 8002506:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	2203      	movs	r2, #3
 8002514:	409a      	lsls	r2, r3
 8002516:	0013      	movs	r3, r2
 8002518:	43da      	mvns	r2, r3
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	4013      	ands	r3, r2
 800251e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2203      	movs	r2, #3
 8002526:	401a      	ands	r2, r3
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	409a      	lsls	r2, r3
 800252e:	0013      	movs	r3, r2
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	4313      	orrs	r3, r2
 8002534:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d00b      	beq.n	800255c <HAL_GPIO_Init+0xd8>
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	2b02      	cmp	r3, #2
 800254a:	d007      	beq.n	800255c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002550:	2b11      	cmp	r3, #17
 8002552:	d003      	beq.n	800255c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b12      	cmp	r3, #18
 800255a:	d130      	bne.n	80025be <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	2203      	movs	r2, #3
 8002568:	409a      	lsls	r2, r3
 800256a:	0013      	movs	r3, r2
 800256c:	43da      	mvns	r2, r3
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	4013      	ands	r3, r2
 8002572:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	409a      	lsls	r2, r3
 800257e:	0013      	movs	r3, r2
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	4313      	orrs	r3, r2
 8002584:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002592:	2201      	movs	r2, #1
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	409a      	lsls	r2, r3
 8002598:	0013      	movs	r3, r2
 800259a:	43da      	mvns	r2, r3
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	4013      	ands	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	091b      	lsrs	r3, r3, #4
 80025a8:	2201      	movs	r2, #1
 80025aa:	401a      	ands	r2, r3
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	409a      	lsls	r2, r3
 80025b0:	0013      	movs	r3, r2
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b03      	cmp	r3, #3
 80025c4:	d017      	beq.n	80025f6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	2203      	movs	r2, #3
 80025d2:	409a      	lsls	r2, r3
 80025d4:	0013      	movs	r3, r2
 80025d6:	43da      	mvns	r2, r3
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	4013      	ands	r3, r2
 80025dc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	409a      	lsls	r2, r3
 80025e8:	0013      	movs	r3, r2
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685a      	ldr	r2, [r3, #4]
 80025fa:	2380      	movs	r3, #128	; 0x80
 80025fc:	055b      	lsls	r3, r3, #21
 80025fe:	4013      	ands	r3, r2
 8002600:	d100      	bne.n	8002604 <HAL_GPIO_Init+0x180>
 8002602:	e098      	b.n	8002736 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002604:	4a53      	ldr	r2, [pc, #332]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3318      	adds	r3, #24
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	589b      	ldr	r3, [r3, r2]
 8002610:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	2203      	movs	r2, #3
 8002616:	4013      	ands	r3, r2
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	220f      	movs	r2, #15
 800261c:	409a      	lsls	r2, r3
 800261e:	0013      	movs	r3, r2
 8002620:	43da      	mvns	r2, r3
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	4013      	ands	r3, r2
 8002626:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	23a0      	movs	r3, #160	; 0xa0
 800262c:	05db      	lsls	r3, r3, #23
 800262e:	429a      	cmp	r2, r3
 8002630:	d019      	beq.n	8002666 <HAL_GPIO_Init+0x1e2>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a48      	ldr	r2, [pc, #288]	; (8002758 <HAL_GPIO_Init+0x2d4>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d013      	beq.n	8002662 <HAL_GPIO_Init+0x1de>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a47      	ldr	r2, [pc, #284]	; (800275c <HAL_GPIO_Init+0x2d8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00d      	beq.n	800265e <HAL_GPIO_Init+0x1da>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a46      	ldr	r2, [pc, #280]	; (8002760 <HAL_GPIO_Init+0x2dc>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d007      	beq.n	800265a <HAL_GPIO_Init+0x1d6>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a45      	ldr	r2, [pc, #276]	; (8002764 <HAL_GPIO_Init+0x2e0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d101      	bne.n	8002656 <HAL_GPIO_Init+0x1d2>
 8002652:	2304      	movs	r3, #4
 8002654:	e008      	b.n	8002668 <HAL_GPIO_Init+0x1e4>
 8002656:	2305      	movs	r3, #5
 8002658:	e006      	b.n	8002668 <HAL_GPIO_Init+0x1e4>
 800265a:	2303      	movs	r3, #3
 800265c:	e004      	b.n	8002668 <HAL_GPIO_Init+0x1e4>
 800265e:	2302      	movs	r3, #2
 8002660:	e002      	b.n	8002668 <HAL_GPIO_Init+0x1e4>
 8002662:	2301      	movs	r3, #1
 8002664:	e000      	b.n	8002668 <HAL_GPIO_Init+0x1e4>
 8002666:	2300      	movs	r3, #0
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	2103      	movs	r1, #3
 800266c:	400a      	ands	r2, r1
 800266e:	00d2      	lsls	r2, r2, #3
 8002670:	4093      	lsls	r3, r2
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4313      	orrs	r3, r2
 8002676:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002678:	4936      	ldr	r1, [pc, #216]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	089b      	lsrs	r3, r3, #2
 800267e:	3318      	adds	r3, #24
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002686:	4a33      	ldr	r2, [pc, #204]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 8002688:	2380      	movs	r3, #128	; 0x80
 800268a:	58d3      	ldr	r3, [r2, r3]
 800268c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	43da      	mvns	r2, r3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	4013      	ands	r3, r2
 8002696:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	2380      	movs	r3, #128	; 0x80
 800269e:	025b      	lsls	r3, r3, #9
 80026a0:	4013      	ands	r3, r2
 80026a2:	d003      	beq.n	80026ac <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80026ac:	4929      	ldr	r1, [pc, #164]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 80026ae:	2280      	movs	r2, #128	; 0x80
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80026b4:	4a27      	ldr	r2, [pc, #156]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 80026b6:	2384      	movs	r3, #132	; 0x84
 80026b8:	58d3      	ldr	r3, [r2, r3]
 80026ba:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	43da      	mvns	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	4013      	ands	r3, r2
 80026c4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	2380      	movs	r3, #128	; 0x80
 80026cc:	029b      	lsls	r3, r3, #10
 80026ce:	4013      	ands	r3, r2
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80026da:	491e      	ldr	r1, [pc, #120]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 80026dc:	2284      	movs	r2, #132	; 0x84
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80026e2:	4b1c      	ldr	r3, [pc, #112]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	43da      	mvns	r2, r3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	4013      	ands	r3, r2
 80026f0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	2380      	movs	r3, #128	; 0x80
 80026f8:	035b      	lsls	r3, r3, #13
 80026fa:	4013      	ands	r3, r2
 80026fc:	d003      	beq.n	8002706 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4313      	orrs	r3, r2
 8002704:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002706:	4b13      	ldr	r3, [pc, #76]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 800270c:	4b11      	ldr	r3, [pc, #68]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	43da      	mvns	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	4013      	ands	r3, r2
 800271a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	039b      	lsls	r3, r3, #14
 8002724:	4013      	ands	r3, r2
 8002726:	d003      	beq.n	8002730 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4313      	orrs	r3, r2
 800272e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002730:	4b08      	ldr	r3, [pc, #32]	; (8002754 <HAL_GPIO_Init+0x2d0>)
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	3301      	adds	r3, #1
 800273a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	40da      	lsrs	r2, r3
 8002744:	1e13      	subs	r3, r2, #0
 8002746:	d000      	beq.n	800274a <HAL_GPIO_Init+0x2c6>
 8002748:	e6a4      	b.n	8002494 <HAL_GPIO_Init+0x10>
  }
}
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	46c0      	nop			; (mov r8, r8)
 800274e:	46bd      	mov	sp, r7
 8002750:	b006      	add	sp, #24
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40021800 	.word	0x40021800
 8002758:	50000400 	.word	0x50000400
 800275c:	50000800 	.word	0x50000800
 8002760:	50000c00 	.word	0x50000c00
 8002764:	50001400 	.word	0x50001400

08002768 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e1e5      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2201      	movs	r2, #1
 8002780:	4013      	ands	r3, r2
 8002782:	d100      	bne.n	8002786 <HAL_RCC_OscConfig+0x1e>
 8002784:	e06f      	b.n	8002866 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002786:	4bc4      	ldr	r3, [pc, #784]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2238      	movs	r2, #56	; 0x38
 800278c:	4013      	ands	r3, r2
 800278e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	2b08      	cmp	r3, #8
 8002794:	d10b      	bne.n	80027ae <HAL_RCC_OscConfig+0x46>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002796:	4bc0      	ldr	r3, [pc, #768]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	2380      	movs	r3, #128	; 0x80
 800279c:	029b      	lsls	r3, r3, #10
 800279e:	4013      	ands	r3, r2
 80027a0:	d061      	beq.n	8002866 <HAL_RCC_OscConfig+0xfe>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d15d      	bne.n	8002866 <HAL_RCC_OscConfig+0xfe>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e1cb      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	2380      	movs	r3, #128	; 0x80
 80027b4:	025b      	lsls	r3, r3, #9
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d107      	bne.n	80027ca <HAL_RCC_OscConfig+0x62>
 80027ba:	4bb7      	ldr	r3, [pc, #732]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	4bb6      	ldr	r3, [pc, #728]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027c0:	2180      	movs	r1, #128	; 0x80
 80027c2:	0249      	lsls	r1, r1, #9
 80027c4:	430a      	orrs	r2, r1
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	e020      	b.n	800280c <HAL_RCC_OscConfig+0xa4>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	23a0      	movs	r3, #160	; 0xa0
 80027d0:	02db      	lsls	r3, r3, #11
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d10e      	bne.n	80027f4 <HAL_RCC_OscConfig+0x8c>
 80027d6:	4bb0      	ldr	r3, [pc, #704]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	4baf      	ldr	r3, [pc, #700]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027dc:	2180      	movs	r1, #128	; 0x80
 80027de:	02c9      	lsls	r1, r1, #11
 80027e0:	430a      	orrs	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	4bac      	ldr	r3, [pc, #688]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4bab      	ldr	r3, [pc, #684]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027ea:	2180      	movs	r1, #128	; 0x80
 80027ec:	0249      	lsls	r1, r1, #9
 80027ee:	430a      	orrs	r2, r1
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	e00b      	b.n	800280c <HAL_RCC_OscConfig+0xa4>
 80027f4:	4ba8      	ldr	r3, [pc, #672]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4ba7      	ldr	r3, [pc, #668]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80027fa:	49a8      	ldr	r1, [pc, #672]	; (8002a9c <HAL_RCC_OscConfig+0x334>)
 80027fc:	400a      	ands	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	4ba5      	ldr	r3, [pc, #660]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	4ba4      	ldr	r3, [pc, #656]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002806:	49a6      	ldr	r1, [pc, #664]	; (8002aa0 <HAL_RCC_OscConfig+0x338>)
 8002808:	400a      	ands	r2, r1
 800280a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d014      	beq.n	800283e <HAL_RCC_OscConfig+0xd6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002814:	f7fe fb84 	bl	8000f20 <HAL_GetTick>
 8002818:	0003      	movs	r3, r0
 800281a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800281e:	f7fe fb7f 	bl	8000f20 <HAL_GetTick>
 8002822:	0002      	movs	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b64      	cmp	r3, #100	; 0x64
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0xc8>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e18a      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002830:	4b99      	ldr	r3, [pc, #612]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	029b      	lsls	r3, r3, #10
 8002838:	4013      	ands	r3, r2
 800283a:	d0f0      	beq.n	800281e <HAL_RCC_OscConfig+0xb6>
 800283c:	e013      	b.n	8002866 <HAL_RCC_OscConfig+0xfe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283e:	f7fe fb6f 	bl	8000f20 <HAL_GetTick>
 8002842:	0003      	movs	r3, r0
 8002844:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002848:	f7fe fb6a 	bl	8000f20 <HAL_GetTick>
 800284c:	0002      	movs	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	; 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e175      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800285a:	4b8f      	ldr	r3, [pc, #572]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	2380      	movs	r3, #128	; 0x80
 8002860:	029b      	lsls	r3, r3, #10
 8002862:	4013      	ands	r3, r2
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2202      	movs	r2, #2
 800286c:	4013      	ands	r3, r2
 800286e:	d100      	bne.n	8002872 <HAL_RCC_OscConfig+0x10a>
 8002870:	e08c      	b.n	800298c <HAL_RCC_OscConfig+0x224>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002872:	4b89      	ldr	r3, [pc, #548]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	2238      	movs	r2, #56	; 0x38
 8002878:	4013      	ands	r3, r2
 800287a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d135      	bne.n	80028ee <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002882:	4b85      	ldr	r3, [pc, #532]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	2380      	movs	r3, #128	; 0x80
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	4013      	ands	r3, r2
 800288c:	d005      	beq.n	800289a <HAL_RCC_OscConfig+0x132>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e155      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800289a:	4b7f      	ldr	r3, [pc, #508]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	4a81      	ldr	r2, [pc, #516]	; (8002aa4 <HAL_RCC_OscConfig+0x33c>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	0019      	movs	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	695b      	ldr	r3, [r3, #20]
 80028a8:	021a      	lsls	r2, r3, #8
 80028aa:	4b7b      	ldr	r3, [pc, #492]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80028ac:	430a      	orrs	r2, r1
 80028ae:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d112      	bne.n	80028dc <HAL_RCC_OscConfig+0x174>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80028b6:	4b78      	ldr	r3, [pc, #480]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a7b      	ldr	r2, [pc, #492]	; (8002aa8 <HAL_RCC_OscConfig+0x340>)
 80028bc:	4013      	ands	r3, r2
 80028be:	0019      	movs	r1, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691a      	ldr	r2, [r3, #16]
 80028c4:	4b74      	ldr	r3, [pc, #464]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80028ca:	4b73      	ldr	r3, [pc, #460]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	0adb      	lsrs	r3, r3, #11
 80028d0:	2207      	movs	r2, #7
 80028d2:	4013      	ands	r3, r2
 80028d4:	4a75      	ldr	r2, [pc, #468]	; (8002aac <HAL_RCC_OscConfig+0x344>)
 80028d6:	40da      	lsrs	r2, r3
 80028d8:	4b75      	ldr	r3, [pc, #468]	; (8002ab0 <HAL_RCC_OscConfig+0x348>)
 80028da:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028dc:	4b75      	ldr	r3, [pc, #468]	; (8002ab4 <HAL_RCC_OscConfig+0x34c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	0018      	movs	r0, r3
 80028e2:	f7fe fac3 	bl	8000e6c <HAL_InitTick>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d050      	beq.n	800298c <HAL_RCC_OscConfig+0x224>
        {
          return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e12b      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d030      	beq.n	8002958 <HAL_RCC_OscConfig+0x1f0>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80028f6:	4b68      	ldr	r3, [pc, #416]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a6b      	ldr	r2, [pc, #428]	; (8002aa8 <HAL_RCC_OscConfig+0x340>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	0019      	movs	r1, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691a      	ldr	r2, [r3, #16]
 8002904:	4b64      	ldr	r3, [pc, #400]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002906:	430a      	orrs	r2, r1
 8002908:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800290a:	4b63      	ldr	r3, [pc, #396]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b62      	ldr	r3, [pc, #392]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002910:	2180      	movs	r1, #128	; 0x80
 8002912:	0049      	lsls	r1, r1, #1
 8002914:	430a      	orrs	r2, r1
 8002916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7fe fb02 	bl	8000f20 <HAL_GetTick>
 800291c:	0003      	movs	r3, r0
 800291e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002922:	f7fe fafd 	bl	8000f20 <HAL_GetTick>
 8002926:	0002      	movs	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e108      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002934:	4b58      	ldr	r3, [pc, #352]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	4013      	ands	r3, r2
 800293e:	d0f0      	beq.n	8002922 <HAL_RCC_OscConfig+0x1ba>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b55      	ldr	r3, [pc, #340]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	4a57      	ldr	r2, [pc, #348]	; (8002aa4 <HAL_RCC_OscConfig+0x33c>)
 8002946:	4013      	ands	r3, r2
 8002948:	0019      	movs	r1, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	021a      	lsls	r2, r3, #8
 8002950:	4b51      	ldr	r3, [pc, #324]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	e019      	b.n	800298c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002958:	4b4f      	ldr	r3, [pc, #316]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4b4e      	ldr	r3, [pc, #312]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 800295e:	4956      	ldr	r1, [pc, #344]	; (8002ab8 <HAL_RCC_OscConfig+0x350>)
 8002960:	400a      	ands	r2, r1
 8002962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7fe fadc 	bl	8000f20 <HAL_GetTick>
 8002968:	0003      	movs	r3, r0
 800296a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x218>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296e:	f7fe fad7 	bl	8000f20 <HAL_GetTick>
 8002972:	0002      	movs	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e0e2      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002980:	4b45      	ldr	r3, [pc, #276]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	2380      	movs	r3, #128	; 0x80
 8002986:	00db      	lsls	r3, r3, #3
 8002988:	4013      	ands	r3, r2
 800298a:	d1f0      	bne.n	800296e <HAL_RCC_OscConfig+0x206>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2208      	movs	r2, #8
 8002992:	4013      	ands	r3, r2
 8002994:	d047      	beq.n	8002a26 <HAL_RCC_OscConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002996:	4b40      	ldr	r3, [pc, #256]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2238      	movs	r2, #56	; 0x38
 800299c:	4013      	ands	r3, r2
 800299e:	2b18      	cmp	r3, #24
 80029a0:	d10a      	bne.n	80029b8 <HAL_RCC_OscConfig+0x250>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR2) & RCC_CSR2_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80029a2:	4b3d      	ldr	r3, [pc, #244]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80029a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029a6:	2202      	movs	r2, #2
 80029a8:	4013      	ands	r3, r2
 80029aa:	d03c      	beq.n	8002a26 <HAL_RCC_OscConfig+0x2be>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d138      	bne.n	8002a26 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0c6      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d019      	beq.n	80029f4 <HAL_RCC_OscConfig+0x28c>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80029c0:	4b35      	ldr	r3, [pc, #212]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80029c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80029c4:	4b34      	ldr	r3, [pc, #208]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80029c6:	2101      	movs	r1, #1
 80029c8:	430a      	orrs	r2, r1
 80029ca:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7fe faa8 	bl	8000f20 <HAL_GetTick>
 80029d0:	0003      	movs	r3, r0
 80029d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d6:	f7fe faa3 	bl	8000f20 <HAL_GetTick>
 80029da:	0002      	movs	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e0ae      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80029e8:	4b2b      	ldr	r3, [pc, #172]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80029ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029ec:	2202      	movs	r2, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	d0f1      	beq.n	80029d6 <HAL_RCC_OscConfig+0x26e>
 80029f2:	e018      	b.n	8002a26 <HAL_RCC_OscConfig+0x2be>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80029f4:	4b28      	ldr	r3, [pc, #160]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80029f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80029f8:	4b27      	ldr	r3, [pc, #156]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 80029fa:	2101      	movs	r1, #1
 80029fc:	438a      	bics	r2, r1
 80029fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a00:	f7fe fa8e 	bl	8000f20 <HAL_GetTick>
 8002a04:	0003      	movs	r3, r0
 8002a06:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002a08:	e008      	b.n	8002a1c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a0a:	f7fe fa89 	bl	8000f20 <HAL_GetTick>
 8002a0e:	0002      	movs	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e094      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002a1c:	4b1e      	ldr	r3, [pc, #120]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a20:	2202      	movs	r2, #2
 8002a22:	4013      	ands	r3, r2
 8002a24:	d1f1      	bne.n	8002a0a <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2204      	movs	r2, #4
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d100      	bne.n	8002a32 <HAL_RCC_OscConfig+0x2ca>
 8002a30:	e088      	b.n	8002b44 <HAL_RCC_OscConfig+0x3dc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a32:	230f      	movs	r3, #15
 8002a34:	18fb      	adds	r3, r7, r3
 8002a36:	2200      	movs	r2, #0
 8002a38:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002a3a:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	2238      	movs	r2, #56	; 0x38
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b20      	cmp	r3, #32
 8002a44:	d10c      	bne.n	8002a60 <HAL_RCC_OscConfig+0x2f8>
    {
      if ((((RCC->CSR1) & RCC_CSR1_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002a46:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	d100      	bne.n	8002a52 <HAL_RCC_OscConfig+0x2ea>
 8002a50:	e078      	b.n	8002b44 <HAL_RCC_OscConfig+0x3dc>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d000      	beq.n	8002a5c <HAL_RCC_OscConfig+0x2f4>
 8002a5a:	e073      	b.n	8002b44 <HAL_RCC_OscConfig+0x3dc>
      {
        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e072      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0x30e>
 8002a68:	4b0b      	ldr	r3, [pc, #44]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a6c:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a6e:	2101      	movs	r1, #1
 8002a70:	430a      	orrs	r2, r1
 8002a72:	65da      	str	r2, [r3, #92]	; 0x5c
 8002a74:	e02e      	b.n	8002ad4 <HAL_RCC_OscConfig+0x36c>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b05      	cmp	r3, #5
 8002a7c:	d11e      	bne.n	8002abc <HAL_RCC_OscConfig+0x354>
 8002a7e:	4b06      	ldr	r3, [pc, #24]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a82:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a84:	2104      	movs	r1, #4
 8002a86:	430a      	orrs	r2, r1
 8002a88:	65da      	str	r2, [r3, #92]	; 0x5c
 8002a8a:	4b03      	ldr	r3, [pc, #12]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a8e:	4b02      	ldr	r3, [pc, #8]	; (8002a98 <HAL_RCC_OscConfig+0x330>)
 8002a90:	2101      	movs	r1, #1
 8002a92:	430a      	orrs	r2, r1
 8002a94:	65da      	str	r2, [r3, #92]	; 0x5c
 8002a96:	e01d      	b.n	8002ad4 <HAL_RCC_OscConfig+0x36c>
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	fffeffff 	.word	0xfffeffff
 8002aa0:	fffbffff 	.word	0xfffbffff
 8002aa4:	ffff80ff 	.word	0xffff80ff
 8002aa8:	ffffc7ff 	.word	0xffffc7ff
 8002aac:	02dc6c00 	.word	0x02dc6c00
 8002ab0:	20000004 	.word	0x20000004
 8002ab4:	20000008 	.word	0x20000008
 8002ab8:	fffffeff 	.word	0xfffffeff
 8002abc:	4b24      	ldr	r3, [pc, #144]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002abe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ac0:	4b23      	ldr	r3, [pc, #140]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	438a      	bics	r2, r1
 8002ac6:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ac8:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002aca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002acc:	4b20      	ldr	r3, [pc, #128]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002ace:	2104      	movs	r1, #4
 8002ad0:	438a      	bics	r2, r1
 8002ad2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d014      	beq.n	8002b06 <HAL_RCC_OscConfig+0x39e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002adc:	f7fe fa20 	bl	8000f20 <HAL_GetTick>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002ae4:	e009      	b.n	8002afa <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae6:	f7fe fa1b 	bl	8000f20 <HAL_GetTick>
 8002aea:	0002      	movs	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	4a18      	ldr	r2, [pc, #96]	; (8002b54 <HAL_RCC_OscConfig+0x3ec>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e025      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002afa:	4b15      	ldr	r3, [pc, #84]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afe:	2202      	movs	r2, #2
 8002b00:	4013      	ands	r3, r2
 8002b02:	d0f0      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x37e>
 8002b04:	e013      	b.n	8002b2e <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b06:	f7fe fa0b 	bl	8000f20 <HAL_GetTick>
 8002b0a:	0003      	movs	r3, r0
 8002b0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002b0e:	e009      	b.n	8002b24 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b10:	f7fe fa06 	bl	8000f20 <HAL_GetTick>
 8002b14:	0002      	movs	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	4a0e      	ldr	r2, [pc, #56]	; (8002b54 <HAL_RCC_OscConfig+0x3ec>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e010      	b.n	8002b46 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002b24:	4b0a      	ldr	r3, [pc, #40]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b28:	2202      	movs	r2, #2
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x3a8>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002b2e:	230f      	movs	r3, #15
 8002b30:	18fb      	adds	r3, r7, r3
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d105      	bne.n	8002b44 <HAL_RCC_OscConfig+0x3dc>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002b38:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002b3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b3c:	4b04      	ldr	r3, [pc, #16]	; (8002b50 <HAL_RCC_OscConfig+0x3e8>)
 8002b3e:	4906      	ldr	r1, [pc, #24]	; (8002b58 <HAL_RCC_OscConfig+0x3f0>)
 8002b40:	400a      	ands	r2, r1
 8002b42:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	0018      	movs	r0, r3
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	b006      	add	sp, #24
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	46c0      	nop			; (mov r8, r8)
 8002b50:	40021000 	.word	0x40021000
 8002b54:	00001388 	.word	0x00001388
 8002b58:	efffffff 	.word	0xefffffff

08002b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d101      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e0e9      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b70:	4b76      	ldr	r3, [pc, #472]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2207      	movs	r2, #7
 8002b76:	4013      	ands	r3, r2
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d91e      	bls.n	8002bbc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b7e:	4b73      	ldr	r3, [pc, #460]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2207      	movs	r2, #7
 8002b84:	4393      	bics	r3, r2
 8002b86:	0019      	movs	r1, r3
 8002b88:	4b70      	ldr	r3, [pc, #448]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b90:	f7fe f9c6 	bl	8000f20 <HAL_GetTick>
 8002b94:	0003      	movs	r3, r0
 8002b96:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b98:	e009      	b.n	8002bae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b9a:	f7fe f9c1 	bl	8000f20 <HAL_GetTick>
 8002b9e:	0002      	movs	r2, r0
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	4a6a      	ldr	r2, [pc, #424]	; (8002d50 <HAL_RCC_ClockConfig+0x1f4>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e0ca      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bae:	4b67      	ldr	r3, [pc, #412]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2207      	movs	r2, #7
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d1ee      	bne.n	8002b9a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d017      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2204      	movs	r2, #4
 8002bcc:	4013      	ands	r3, r2
 8002bce:	d008      	beq.n	8002be2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002bd0:	4b60      	ldr	r3, [pc, #384]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	4a60      	ldr	r2, [pc, #384]	; (8002d58 <HAL_RCC_ClockConfig+0x1fc>)
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	4b5e      	ldr	r3, [pc, #376]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002bda:	21b0      	movs	r1, #176	; 0xb0
 8002bdc:	0109      	lsls	r1, r1, #4
 8002bde:	430a      	orrs	r2, r1
 8002be0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be2:	4b5c      	ldr	r3, [pc, #368]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	4a5d      	ldr	r2, [pc, #372]	; (8002d5c <HAL_RCC_ClockConfig+0x200>)
 8002be8:	4013      	ands	r3, r2
 8002bea:	0019      	movs	r1, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68da      	ldr	r2, [r3, #12]
 8002bf0:	4b58      	ldr	r3, [pc, #352]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	d055      	beq.n	8002cac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8002c00:	4b54      	ldr	r3, [pc, #336]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	221c      	movs	r2, #28
 8002c06:	4393      	bics	r3, r2
 8002c08:	0019      	movs	r1, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	4b51      	ldr	r3, [pc, #324]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c10:	430a      	orrs	r2, r1
 8002c12:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d107      	bne.n	8002c2c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c1c:	4b4d      	ldr	r3, [pc, #308]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	2380      	movs	r3, #128	; 0x80
 8002c22:	029b      	lsls	r3, r3, #10
 8002c24:	4013      	ands	r3, r2
 8002c26:	d11f      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e08b      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d107      	bne.n	8002c44 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c34:	4b47      	ldr	r3, [pc, #284]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	2380      	movs	r3, #128	; 0x80
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d113      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e07f      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b03      	cmp	r3, #3
 8002c4a:	d106      	bne.n	8002c5a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002c4c:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c50:	2202      	movs	r2, #2
 8002c52:	4013      	ands	r3, r2
 8002c54:	d108      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e074      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002c5a:	4b3e      	ldr	r3, [pc, #248]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5e:	2202      	movs	r2, #2
 8002c60:	4013      	ands	r3, r2
 8002c62:	d101      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e06d      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c68:	4b3a      	ldr	r3, [pc, #232]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2207      	movs	r2, #7
 8002c6e:	4393      	bics	r3, r2
 8002c70:	0019      	movs	r1, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	4b37      	ldr	r3, [pc, #220]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c7c:	f7fe f950 	bl	8000f20 <HAL_GetTick>
 8002c80:	0003      	movs	r3, r0
 8002c82:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c84:	e009      	b.n	8002c9a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c86:	f7fe f94b 	bl	8000f20 <HAL_GetTick>
 8002c8a:	0002      	movs	r2, r0
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	4a2f      	ldr	r2, [pc, #188]	; (8002d50 <HAL_RCC_ClockConfig+0x1f4>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e054      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9a:	4b2e      	ldr	r3, [pc, #184]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	2238      	movs	r2, #56	; 0x38
 8002ca0:	401a      	ands	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d1ec      	bne.n	8002c86 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cac:	4b27      	ldr	r3, [pc, #156]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2207      	movs	r2, #7
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d21e      	bcs.n	8002cf8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cba:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2207      	movs	r2, #7
 8002cc0:	4393      	bics	r3, r2
 8002cc2:	0019      	movs	r1, r3
 8002cc4:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ccc:	f7fe f928 	bl	8000f20 <HAL_GetTick>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cd4:	e009      	b.n	8002cea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd6:	f7fe f923 	bl	8000f20 <HAL_GetTick>
 8002cda:	0002      	movs	r2, r0
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	4a1b      	ldr	r2, [pc, #108]	; (8002d50 <HAL_RCC_ClockConfig+0x1f4>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e02c      	b.n	8002d44 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cea:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2207      	movs	r2, #7
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d1ee      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2204      	movs	r2, #4
 8002cfe:	4013      	ands	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d02:	4b14      	ldr	r3, [pc, #80]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	4a16      	ldr	r2, [pc, #88]	; (8002d60 <HAL_RCC_ClockConfig+0x204>)
 8002d08:	4013      	ands	r3, r2
 8002d0a:	0019      	movs	r1, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	691a      	ldr	r2, [r3, #16]
 8002d10:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002d12:	430a      	orrs	r2, r1
 8002d14:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d16:	f000 f82b 	bl	8002d70 <HAL_RCC_GetSysClockFreq>
 8002d1a:	0001      	movs	r1, r0
 8002d1c:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	0a1b      	lsrs	r3, r3, #8
 8002d22:	220f      	movs	r2, #15
 8002d24:	401a      	ands	r2, r3
 8002d26:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <HAL_RCC_ClockConfig+0x208>)
 8002d28:	0092      	lsls	r2, r2, #2
 8002d2a:	58d3      	ldr	r3, [r2, r3]
 8002d2c:	221f      	movs	r2, #31
 8002d2e:	4013      	ands	r3, r2
 8002d30:	000a      	movs	r2, r1
 8002d32:	40da      	lsrs	r2, r3
 8002d34:	4b0c      	ldr	r3, [pc, #48]	; (8002d68 <HAL_RCC_ClockConfig+0x20c>)
 8002d36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d38:	4b0c      	ldr	r3, [pc, #48]	; (8002d6c <HAL_RCC_ClockConfig+0x210>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7fe f895 	bl	8000e6c <HAL_InitTick>
 8002d42:	0003      	movs	r3, r0
}
 8002d44:	0018      	movs	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b004      	add	sp, #16
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40022000 	.word	0x40022000
 8002d50:	00001388 	.word	0x00001388
 8002d54:	40021000 	.word	0x40021000
 8002d58:	ffff84ff 	.word	0xffff84ff
 8002d5c:	fffff0ff 	.word	0xfffff0ff
 8002d60:	ffff8fff 	.word	0xffff8fff
 8002d64:	0800412c 	.word	0x0800412c
 8002d68:	20000004 	.word	0x20000004
 8002d6c:	20000008 	.word	0x20000008

08002d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002d76:	4b1c      	ldr	r3, [pc, #112]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x78>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2238      	movs	r2, #56	; 0x38
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d10f      	bne.n	8002da0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002d80:	4b19      	ldr	r3, [pc, #100]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x78>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	0adb      	lsrs	r3, r3, #11
 8002d86:	2207      	movs	r2, #7
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	409a      	lsls	r2, r3
 8002d8e:	0013      	movs	r3, r2
 8002d90:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002d92:	6839      	ldr	r1, [r7, #0]
 8002d94:	4815      	ldr	r0, [pc, #84]	; (8002dec <HAL_RCC_GetSysClockFreq+0x7c>)
 8002d96:	f7fd f9b7 	bl	8000108 <__udivsi3>
 8002d9a:	0003      	movs	r3, r0
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	e01e      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002da0:	4b11      	ldr	r3, [pc, #68]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x78>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	2238      	movs	r2, #56	; 0x38
 8002da6:	4013      	ands	r3, r2
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d102      	bne.n	8002db2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002dac:	4b10      	ldr	r3, [pc, #64]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x80>)
 8002dae:	607b      	str	r3, [r7, #4]
 8002db0:	e015      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002db2:	4b0d      	ldr	r3, [pc, #52]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x78>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2238      	movs	r2, #56	; 0x38
 8002db8:	4013      	ands	r3, r2
 8002dba:	2b20      	cmp	r3, #32
 8002dbc:	d103      	bne.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002dbe:	2380      	movs	r3, #128	; 0x80
 8002dc0:	021b      	lsls	r3, r3, #8
 8002dc2:	607b      	str	r3, [r7, #4]
 8002dc4:	e00b      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002dc6:	4b08      	ldr	r3, [pc, #32]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x78>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2238      	movs	r2, #56	; 0x38
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b18      	cmp	r3, #24
 8002dd0:	d103      	bne.n	8002dda <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002dd2:	23fa      	movs	r3, #250	; 0xfa
 8002dd4:	01db      	lsls	r3, r3, #7
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	e001      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8002dde:	687b      	ldr	r3, [r7, #4]
}
 8002de0:	0018      	movs	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b002      	add	sp, #8
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	40021000 	.word	0x40021000
 8002dec:	02dc6c00 	.word	0x02dc6c00
 8002df0:	007a1200 	.word	0x007a1200

08002df4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002dfc:	2313      	movs	r3, #19
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	2200      	movs	r2, #0
 8002e02:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e04:	2312      	movs	r3, #18
 8002e06:	18fb      	adds	r3, r7, r3
 8002e08:	2200      	movs	r2, #0
 8002e0a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2380      	movs	r3, #128	; 0x80
 8002e12:	029b      	lsls	r3, r3, #10
 8002e14:	4013      	ands	r3, r2
 8002e16:	d100      	bne.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002e18:	e079      	b.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e1a:	2011      	movs	r0, #17
 8002e1c:	183b      	adds	r3, r7, r0
 8002e1e:	2200      	movs	r2, #0
 8002e20:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e22:	4b64      	ldr	r3, [pc, #400]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e26:	2380      	movs	r3, #128	; 0x80
 8002e28:	055b      	lsls	r3, r3, #21
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d110      	bne.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e2e:	4b61      	ldr	r3, [pc, #388]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e32:	4b60      	ldr	r3, [pc, #384]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e34:	2180      	movs	r1, #128	; 0x80
 8002e36:	0549      	lsls	r1, r1, #21
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e3c:	4b5d      	ldr	r3, [pc, #372]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e40:	2380      	movs	r3, #128	; 0x80
 8002e42:	055b      	lsls	r3, r3, #21
 8002e44:	4013      	ands	r3, r2
 8002e46:	60bb      	str	r3, [r7, #8]
 8002e48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4a:	183b      	adds	r3, r7, r0
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002e50:	4b58      	ldr	r3, [pc, #352]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e54:	23c0      	movs	r3, #192	; 0xc0
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4013      	ands	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d019      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d014      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002e6c:	4b51      	ldr	r3, [pc, #324]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e70:	4a51      	ldr	r2, [pc, #324]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e72:	4013      	ands	r3, r2
 8002e74:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e76:	4b4f      	ldr	r3, [pc, #316]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e78:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e7a:	4b4e      	ldr	r3, [pc, #312]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e7c:	2180      	movs	r1, #128	; 0x80
 8002e7e:	0249      	lsls	r1, r1, #9
 8002e80:	430a      	orrs	r2, r1
 8002e82:	65da      	str	r2, [r3, #92]	; 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e84:	4b4b      	ldr	r3, [pc, #300]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e88:	4b4a      	ldr	r3, [pc, #296]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e8a:	494c      	ldr	r1, [pc, #304]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002e8c:	400a      	ands	r2, r1
 8002e8e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002e90:	4b48      	ldr	r3, [pc, #288]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d016      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9e:	f7fe f83f 	bl	8000f20 <HAL_GetTick>
 8002ea2:	0003      	movs	r3, r0
 8002ea4:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002ea6:	e00c      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea8:	f7fe f83a 	bl	8000f20 <HAL_GetTick>
 8002eac:	0002      	movs	r2, r0
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	4a43      	ldr	r2, [pc, #268]	; (8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d904      	bls.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 8002eb8:	2313      	movs	r3, #19
 8002eba:	18fb      	adds	r3, r7, r3
 8002ebc:	2203      	movs	r2, #3
 8002ebe:	701a      	strb	r2, [r3, #0]
          break;
 8002ec0:	e004      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002ec2:	4b3c      	ldr	r3, [pc, #240]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d0ed      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 8002ecc:	2313      	movs	r3, #19
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ed6:	4b37      	ldr	r3, [pc, #220]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eda:	4a37      	ldr	r2, [pc, #220]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002edc:	4013      	ands	r3, r2
 8002ede:	0019      	movs	r1, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	699a      	ldr	r2, [r3, #24]
 8002ee4:	4b33      	ldr	r3, [pc, #204]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	65da      	str	r2, [r3, #92]	; 0x5c
 8002eea:	e005      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eec:	2312      	movs	r3, #18
 8002eee:	18fb      	adds	r3, r7, r3
 8002ef0:	2213      	movs	r2, #19
 8002ef2:	18ba      	adds	r2, r7, r2
 8002ef4:	7812      	ldrb	r2, [r2, #0]
 8002ef6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ef8:	2311      	movs	r3, #17
 8002efa:	18fb      	adds	r3, r7, r3
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d105      	bne.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f02:	4b2c      	ldr	r3, [pc, #176]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f06:	4b2b      	ldr	r3, [pc, #172]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f08:	492e      	ldr	r1, [pc, #184]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f0a:	400a      	ands	r2, r1
 8002f0c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2201      	movs	r2, #1
 8002f14:	4013      	ands	r3, r2
 8002f16:	d009      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f18:	4b26      	ldr	r3, [pc, #152]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f1c:	2203      	movs	r2, #3
 8002f1e:	4393      	bics	r3, r2
 8002f20:	0019      	movs	r1, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689a      	ldr	r2, [r3, #8]
 8002f26:	4b23      	ldr	r3, [pc, #140]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2240      	movs	r2, #64	; 0x40
 8002f32:	4013      	ands	r3, r2
 8002f34:	d009      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f36:	4b1f      	ldr	r3, [pc, #124]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3a:	4a23      	ldr	r2, [pc, #140]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	0019      	movs	r1, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	68da      	ldr	r2, [r3, #12]
 8002f44:	4b1b      	ldr	r3, [pc, #108]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f46:	430a      	orrs	r2, r1
 8002f48:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	2380      	movs	r3, #128	; 0x80
 8002f50:	01db      	lsls	r3, r3, #7
 8002f52:	4013      	ands	r3, r2
 8002f54:	d008      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f56:	4b17      	ldr	r3, [pc, #92]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	0899      	lsrs	r1, r3, #2
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	695a      	ldr	r2, [r3, #20]
 8002f62:	4b14      	ldr	r3, [pc, #80]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f64:	430a      	orrs	r2, r1
 8002f66:	655a      	str	r2, [r3, #84]	; 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	2380      	movs	r3, #128	; 0x80
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	4013      	ands	r3, r2
 8002f72:	d009      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002f74:	4b0f      	ldr	r3, [pc, #60]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f78:	4a14      	ldr	r2, [pc, #80]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	0019      	movs	r1, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	691a      	ldr	r2, [r3, #16]
 8002f82:	4b0c      	ldr	r3, [pc, #48]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f84:	430a      	orrs	r2, r1
 8002f86:	655a      	str	r2, [r3, #84]	; 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	da09      	bge.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002f90:	4b08      	ldr	r3, [pc, #32]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	22e0      	movs	r2, #224	; 0xe0
 8002f96:	4393      	bics	r3, r2
 8002f98:	0019      	movs	r1, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002fa4:	2312      	movs	r3, #18
 8002fa6:	18fb      	adds	r3, r7, r3
 8002fa8:	781b      	ldrb	r3, [r3, #0]
}
 8002faa:	0018      	movs	r0, r3
 8002fac:	46bd      	mov	sp, r7
 8002fae:	b006      	add	sp, #24
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	46c0      	nop			; (mov r8, r8)
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	fffffcff 	.word	0xfffffcff
 8002fbc:	fffeffff 	.word	0xfffeffff
 8002fc0:	00001388 	.word	0x00001388
 8002fc4:	efffffff 	.word	0xefffffff
 8002fc8:	ffffcfff 	.word	0xffffcfff
 8002fcc:	ffff3fff 	.word	0xffff3fff

08002fd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e04a      	b.n	8003078 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	223d      	movs	r2, #61	; 0x3d
 8002fe6:	5c9b      	ldrb	r3, [r3, r2]
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d107      	bne.n	8002ffe <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	223c      	movs	r2, #60	; 0x3c
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f7fd fe6d 	bl	8000cd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	223d      	movs	r2, #61	; 0x3d
 8003002:	2102      	movs	r1, #2
 8003004:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	3304      	adds	r3, #4
 800300e:	0019      	movs	r1, r3
 8003010:	0010      	movs	r0, r2
 8003012:	f000 fb43 	bl	800369c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2248      	movs	r2, #72	; 0x48
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	223e      	movs	r2, #62	; 0x3e
 8003022:	2101      	movs	r1, #1
 8003024:	5499      	strb	r1, [r3, r2]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	223f      	movs	r2, #63	; 0x3f
 800302a:	2101      	movs	r1, #1
 800302c:	5499      	strb	r1, [r3, r2]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2240      	movs	r2, #64	; 0x40
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2241      	movs	r2, #65	; 0x41
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2242      	movs	r2, #66	; 0x42
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2243      	movs	r2, #67	; 0x43
 800304a:	2101      	movs	r1, #1
 800304c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2244      	movs	r2, #68	; 0x44
 8003052:	2101      	movs	r1, #1
 8003054:	5499      	strb	r1, [r3, r2]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2245      	movs	r2, #69	; 0x45
 800305a:	2101      	movs	r1, #1
 800305c:	5499      	strb	r1, [r3, r2]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2246      	movs	r2, #70	; 0x46
 8003062:	2101      	movs	r1, #1
 8003064:	5499      	strb	r1, [r3, r2]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2247      	movs	r2, #71	; 0x47
 800306a:	2101      	movs	r1, #1
 800306c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	223d      	movs	r2, #61	; 0x3d
 8003072:	2101      	movs	r1, #1
 8003074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	0018      	movs	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	b002      	add	sp, #8
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e04a      	b.n	8003128 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	223d      	movs	r2, #61	; 0x3d
 8003096:	5c9b      	ldrb	r3, [r3, r2]
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d107      	bne.n	80030ae <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	223c      	movs	r2, #60	; 0x3c
 80030a2:	2100      	movs	r1, #0
 80030a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	0018      	movs	r0, r3
 80030aa:	f000 f841 	bl	8003130 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	223d      	movs	r2, #61	; 0x3d
 80030b2:	2102      	movs	r1, #2
 80030b4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	3304      	adds	r3, #4
 80030be:	0019      	movs	r1, r3
 80030c0:	0010      	movs	r0, r2
 80030c2:	f000 faeb 	bl	800369c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2248      	movs	r2, #72	; 0x48
 80030ca:	2101      	movs	r1, #1
 80030cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	223e      	movs	r2, #62	; 0x3e
 80030d2:	2101      	movs	r1, #1
 80030d4:	5499      	strb	r1, [r3, r2]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	223f      	movs	r2, #63	; 0x3f
 80030da:	2101      	movs	r1, #1
 80030dc:	5499      	strb	r1, [r3, r2]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2240      	movs	r2, #64	; 0x40
 80030e2:	2101      	movs	r1, #1
 80030e4:	5499      	strb	r1, [r3, r2]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2241      	movs	r2, #65	; 0x41
 80030ea:	2101      	movs	r1, #1
 80030ec:	5499      	strb	r1, [r3, r2]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2242      	movs	r2, #66	; 0x42
 80030f2:	2101      	movs	r1, #1
 80030f4:	5499      	strb	r1, [r3, r2]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2243      	movs	r2, #67	; 0x43
 80030fa:	2101      	movs	r1, #1
 80030fc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2244      	movs	r2, #68	; 0x44
 8003102:	2101      	movs	r1, #1
 8003104:	5499      	strb	r1, [r3, r2]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2245      	movs	r2, #69	; 0x45
 800310a:	2101      	movs	r1, #1
 800310c:	5499      	strb	r1, [r3, r2]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2246      	movs	r2, #70	; 0x46
 8003112:	2101      	movs	r1, #1
 8003114:	5499      	strb	r1, [r3, r2]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2247      	movs	r2, #71	; 0x47
 800311a:	2101      	movs	r1, #1
 800311c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	223d      	movs	r2, #61	; 0x3d
 8003122:	2101      	movs	r1, #1
 8003124:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	0018      	movs	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	b002      	add	sp, #8
 800312e:	bd80      	pop	{r7, pc}

08003130 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003138:	46c0      	nop			; (mov r8, r8)
 800313a:	46bd      	mov	sp, r7
 800313c:	b002      	add	sp, #8
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d108      	bne.n	8003162 <HAL_TIM_PWM_Start+0x22>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	223e      	movs	r2, #62	; 0x3e
 8003154:	5c9b      	ldrb	r3, [r3, r2]
 8003156:	b2db      	uxtb	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	1e5a      	subs	r2, r3, #1
 800315c:	4193      	sbcs	r3, r2
 800315e:	b2db      	uxtb	r3, r3
 8003160:	e037      	b.n	80031d2 <HAL_TIM_PWM_Start+0x92>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b04      	cmp	r3, #4
 8003166:	d108      	bne.n	800317a <HAL_TIM_PWM_Start+0x3a>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	223f      	movs	r2, #63	; 0x3f
 800316c:	5c9b      	ldrb	r3, [r3, r2]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	3b01      	subs	r3, #1
 8003172:	1e5a      	subs	r2, r3, #1
 8003174:	4193      	sbcs	r3, r2
 8003176:	b2db      	uxtb	r3, r3
 8003178:	e02b      	b.n	80031d2 <HAL_TIM_PWM_Start+0x92>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d108      	bne.n	8003192 <HAL_TIM_PWM_Start+0x52>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2240      	movs	r2, #64	; 0x40
 8003184:	5c9b      	ldrb	r3, [r3, r2]
 8003186:	b2db      	uxtb	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	1e5a      	subs	r2, r3, #1
 800318c:	4193      	sbcs	r3, r2
 800318e:	b2db      	uxtb	r3, r3
 8003190:	e01f      	b.n	80031d2 <HAL_TIM_PWM_Start+0x92>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	2b0c      	cmp	r3, #12
 8003196:	d108      	bne.n	80031aa <HAL_TIM_PWM_Start+0x6a>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2241      	movs	r2, #65	; 0x41
 800319c:	5c9b      	ldrb	r3, [r3, r2]
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	3b01      	subs	r3, #1
 80031a2:	1e5a      	subs	r2, r3, #1
 80031a4:	4193      	sbcs	r3, r2
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	e013      	b.n	80031d2 <HAL_TIM_PWM_Start+0x92>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	2b10      	cmp	r3, #16
 80031ae:	d108      	bne.n	80031c2 <HAL_TIM_PWM_Start+0x82>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2242      	movs	r2, #66	; 0x42
 80031b4:	5c9b      	ldrb	r3, [r3, r2]
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	3b01      	subs	r3, #1
 80031ba:	1e5a      	subs	r2, r3, #1
 80031bc:	4193      	sbcs	r3, r2
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	e007      	b.n	80031d2 <HAL_TIM_PWM_Start+0x92>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2243      	movs	r2, #67	; 0x43
 80031c6:	5c9b      	ldrb	r3, [r3, r2]
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	3b01      	subs	r3, #1
 80031cc:	1e5a      	subs	r2, r3, #1
 80031ce:	4193      	sbcs	r3, r2
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e07b      	b.n	80032d2 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d104      	bne.n	80031ea <HAL_TIM_PWM_Start+0xaa>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	223e      	movs	r2, #62	; 0x3e
 80031e4:	2102      	movs	r1, #2
 80031e6:	5499      	strb	r1, [r3, r2]
 80031e8:	e023      	b.n	8003232 <HAL_TIM_PWM_Start+0xf2>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d104      	bne.n	80031fa <HAL_TIM_PWM_Start+0xba>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	223f      	movs	r2, #63	; 0x3f
 80031f4:	2102      	movs	r1, #2
 80031f6:	5499      	strb	r1, [r3, r2]
 80031f8:	e01b      	b.n	8003232 <HAL_TIM_PWM_Start+0xf2>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d104      	bne.n	800320a <HAL_TIM_PWM_Start+0xca>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2240      	movs	r2, #64	; 0x40
 8003204:	2102      	movs	r1, #2
 8003206:	5499      	strb	r1, [r3, r2]
 8003208:	e013      	b.n	8003232 <HAL_TIM_PWM_Start+0xf2>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	2b0c      	cmp	r3, #12
 800320e:	d104      	bne.n	800321a <HAL_TIM_PWM_Start+0xda>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2241      	movs	r2, #65	; 0x41
 8003214:	2102      	movs	r1, #2
 8003216:	5499      	strb	r1, [r3, r2]
 8003218:	e00b      	b.n	8003232 <HAL_TIM_PWM_Start+0xf2>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	2b10      	cmp	r3, #16
 800321e:	d104      	bne.n	800322a <HAL_TIM_PWM_Start+0xea>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2242      	movs	r2, #66	; 0x42
 8003224:	2102      	movs	r1, #2
 8003226:	5499      	strb	r1, [r3, r2]
 8003228:	e003      	b.n	8003232 <HAL_TIM_PWM_Start+0xf2>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2243      	movs	r2, #67	; 0x43
 800322e:	2102      	movs	r1, #2
 8003230:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6839      	ldr	r1, [r7, #0]
 8003238:	2201      	movs	r2, #1
 800323a:	0018      	movs	r0, r3
 800323c:	f000 fdd2 	bl	8003de4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a25      	ldr	r2, [pc, #148]	; (80032dc <HAL_TIM_PWM_Start+0x19c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d009      	beq.n	800325e <HAL_TIM_PWM_Start+0x11e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a24      	ldr	r2, [pc, #144]	; (80032e0 <HAL_TIM_PWM_Start+0x1a0>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d004      	beq.n	800325e <HAL_TIM_PWM_Start+0x11e>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a22      	ldr	r2, [pc, #136]	; (80032e4 <HAL_TIM_PWM_Start+0x1a4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d101      	bne.n	8003262 <HAL_TIM_PWM_Start+0x122>
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <HAL_TIM_PWM_Start+0x124>
 8003262:	2300      	movs	r3, #0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d008      	beq.n	800327a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2180      	movs	r1, #128	; 0x80
 8003274:	0209      	lsls	r1, r1, #8
 8003276:	430a      	orrs	r2, r1
 8003278:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a17      	ldr	r2, [pc, #92]	; (80032dc <HAL_TIM_PWM_Start+0x19c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d004      	beq.n	800328e <HAL_TIM_PWM_Start+0x14e>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a17      	ldr	r2, [pc, #92]	; (80032e8 <HAL_TIM_PWM_Start+0x1a8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d116      	bne.n	80032bc <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	4a15      	ldr	r2, [pc, #84]	; (80032ec <HAL_TIM_PWM_Start+0x1ac>)
 8003296:	4013      	ands	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2b06      	cmp	r3, #6
 800329e:	d016      	beq.n	80032ce <HAL_TIM_PWM_Start+0x18e>
 80032a0:	68fa      	ldr	r2, [r7, #12]
 80032a2:	2380      	movs	r3, #128	; 0x80
 80032a4:	025b      	lsls	r3, r3, #9
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d011      	beq.n	80032ce <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2101      	movs	r1, #1
 80032b6:	430a      	orrs	r2, r1
 80032b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ba:	e008      	b.n	80032ce <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2101      	movs	r1, #1
 80032c8:	430a      	orrs	r2, r1
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	e000      	b.n	80032d0 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ce:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	0018      	movs	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	b004      	add	sp, #16
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	40012c00 	.word	0x40012c00
 80032e0:	40014400 	.word	0x40014400
 80032e4:	40014800 	.word	0x40014800
 80032e8:	40000400 	.word	0x40000400
 80032ec:	00010007 	.word	0x00010007

080032f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032fc:	2317      	movs	r3, #23
 80032fe:	18fb      	adds	r3, r7, r3
 8003300:	2200      	movs	r2, #0
 8003302:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	223c      	movs	r2, #60	; 0x3c
 8003308:	5c9b      	ldrb	r3, [r3, r2]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d101      	bne.n	8003312 <HAL_TIM_PWM_ConfigChannel+0x22>
 800330e:	2302      	movs	r3, #2
 8003310:	e0e5      	b.n	80034de <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	223c      	movs	r2, #60	; 0x3c
 8003316:	2101      	movs	r1, #1
 8003318:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2b14      	cmp	r3, #20
 800331e:	d900      	bls.n	8003322 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003320:	e0d1      	b.n	80034c6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	009a      	lsls	r2, r3, #2
 8003326:	4b70      	ldr	r3, [pc, #448]	; (80034e8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003328:	18d3      	adds	r3, r2, r3
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68ba      	ldr	r2, [r7, #8]
 8003334:	0011      	movs	r1, r2
 8003336:	0018      	movs	r0, r3
 8003338:	f000 fa1c 	bl	8003774 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699a      	ldr	r2, [r3, #24]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2108      	movs	r1, #8
 8003348:	430a      	orrs	r2, r1
 800334a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2104      	movs	r1, #4
 8003358:	438a      	bics	r2, r1
 800335a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6999      	ldr	r1, [r3, #24]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	691a      	ldr	r2, [r3, #16]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	619a      	str	r2, [r3, #24]
      break;
 800336e:	e0af      	b.n	80034d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	0011      	movs	r1, r2
 8003378:	0018      	movs	r0, r3
 800337a:	f000 fa7b 	bl	8003874 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	699a      	ldr	r2, [r3, #24]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2180      	movs	r1, #128	; 0x80
 800338a:	0109      	lsls	r1, r1, #4
 800338c:	430a      	orrs	r2, r1
 800338e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	699a      	ldr	r2, [r3, #24]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4954      	ldr	r1, [pc, #336]	; (80034ec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800339c:	400a      	ands	r2, r1
 800339e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6999      	ldr	r1, [r3, #24]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	021a      	lsls	r2, r3, #8
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	619a      	str	r2, [r3, #24]
      break;
 80033b4:	e08c      	b.n	80034d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	0011      	movs	r1, r2
 80033be:	0018      	movs	r0, r3
 80033c0:	f000 fad6 	bl	8003970 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	69da      	ldr	r2, [r3, #28]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2108      	movs	r1, #8
 80033d0:	430a      	orrs	r2, r1
 80033d2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	69da      	ldr	r2, [r3, #28]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2104      	movs	r1, #4
 80033e0:	438a      	bics	r2, r1
 80033e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	69d9      	ldr	r1, [r3, #28]
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	691a      	ldr	r2, [r3, #16]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	61da      	str	r2, [r3, #28]
      break;
 80033f6:	e06b      	b.n	80034d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68ba      	ldr	r2, [r7, #8]
 80033fe:	0011      	movs	r1, r2
 8003400:	0018      	movs	r0, r3
 8003402:	f000 fb37 	bl	8003a74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	69da      	ldr	r2, [r3, #28]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2180      	movs	r1, #128	; 0x80
 8003412:	0109      	lsls	r1, r1, #4
 8003414:	430a      	orrs	r2, r1
 8003416:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	69da      	ldr	r2, [r3, #28]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4932      	ldr	r1, [pc, #200]	; (80034ec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003424:	400a      	ands	r2, r1
 8003426:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	69d9      	ldr	r1, [r3, #28]
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	021a      	lsls	r2, r3, #8
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	61da      	str	r2, [r3, #28]
      break;
 800343c:	e048      	b.n	80034d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	0011      	movs	r1, r2
 8003446:	0018      	movs	r0, r3
 8003448:	f000 fb78 	bl	8003b3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2108      	movs	r1, #8
 8003458:	430a      	orrs	r2, r1
 800345a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2104      	movs	r1, #4
 8003468:	438a      	bics	r2, r1
 800346a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	691a      	ldr	r2, [r3, #16]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800347e:	e027      	b.n	80034d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	0011      	movs	r1, r2
 8003488:	0018      	movs	r0, r3
 800348a:	f000 fbb1 	bl	8003bf0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2180      	movs	r1, #128	; 0x80
 800349a:	0109      	lsls	r1, r1, #4
 800349c:	430a      	orrs	r2, r1
 800349e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4910      	ldr	r1, [pc, #64]	; (80034ec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80034ac:	400a      	ands	r2, r1
 80034ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	021a      	lsls	r2, r3, #8
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034c4:	e004      	b.n	80034d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80034c6:	2317      	movs	r3, #23
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	2201      	movs	r2, #1
 80034cc:	701a      	strb	r2, [r3, #0]
      break;
 80034ce:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	223c      	movs	r2, #60	; 0x3c
 80034d4:	2100      	movs	r1, #0
 80034d6:	5499      	strb	r1, [r3, r2]

  return status;
 80034d8:	2317      	movs	r3, #23
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	781b      	ldrb	r3, [r3, #0]
}
 80034de:	0018      	movs	r0, r3
 80034e0:	46bd      	mov	sp, r7
 80034e2:	b006      	add	sp, #24
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	46c0      	nop			; (mov r8, r8)
 80034e8:	0800416c 	.word	0x0800416c
 80034ec:	fffffbff 	.word	0xfffffbff

080034f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	230f      	movs	r3, #15
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	2200      	movs	r2, #0
 8003500:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	223c      	movs	r2, #60	; 0x3c
 8003506:	5c9b      	ldrb	r3, [r3, r2]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_TIM_ConfigClockSource+0x20>
 800350c:	2302      	movs	r3, #2
 800350e:	e0bc      	b.n	800368a <HAL_TIM_ConfigClockSource+0x19a>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	223c      	movs	r2, #60	; 0x3c
 8003514:	2101      	movs	r1, #1
 8003516:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	223d      	movs	r2, #61	; 0x3d
 800351c:	2102      	movs	r1, #2
 800351e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	4a5a      	ldr	r2, [pc, #360]	; (8003694 <HAL_TIM_ConfigClockSource+0x1a4>)
 800352c:	4013      	ands	r3, r2
 800352e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	4a59      	ldr	r2, [pc, #356]	; (8003698 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003534:	4013      	ands	r3, r2
 8003536:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2280      	movs	r2, #128	; 0x80
 8003546:	0192      	lsls	r2, r2, #6
 8003548:	4293      	cmp	r3, r2
 800354a:	d040      	beq.n	80035ce <HAL_TIM_ConfigClockSource+0xde>
 800354c:	2280      	movs	r2, #128	; 0x80
 800354e:	0192      	lsls	r2, r2, #6
 8003550:	4293      	cmp	r3, r2
 8003552:	d900      	bls.n	8003556 <HAL_TIM_ConfigClockSource+0x66>
 8003554:	e088      	b.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 8003556:	2280      	movs	r2, #128	; 0x80
 8003558:	0152      	lsls	r2, r2, #5
 800355a:	4293      	cmp	r3, r2
 800355c:	d100      	bne.n	8003560 <HAL_TIM_ConfigClockSource+0x70>
 800355e:	e088      	b.n	8003672 <HAL_TIM_ConfigClockSource+0x182>
 8003560:	2280      	movs	r2, #128	; 0x80
 8003562:	0152      	lsls	r2, r2, #5
 8003564:	4293      	cmp	r3, r2
 8003566:	d900      	bls.n	800356a <HAL_TIM_ConfigClockSource+0x7a>
 8003568:	e07e      	b.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 800356a:	2b70      	cmp	r3, #112	; 0x70
 800356c:	d018      	beq.n	80035a0 <HAL_TIM_ConfigClockSource+0xb0>
 800356e:	d900      	bls.n	8003572 <HAL_TIM_ConfigClockSource+0x82>
 8003570:	e07a      	b.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 8003572:	2b60      	cmp	r3, #96	; 0x60
 8003574:	d04f      	beq.n	8003616 <HAL_TIM_ConfigClockSource+0x126>
 8003576:	d900      	bls.n	800357a <HAL_TIM_ConfigClockSource+0x8a>
 8003578:	e076      	b.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 800357a:	2b50      	cmp	r3, #80	; 0x50
 800357c:	d03b      	beq.n	80035f6 <HAL_TIM_ConfigClockSource+0x106>
 800357e:	d900      	bls.n	8003582 <HAL_TIM_ConfigClockSource+0x92>
 8003580:	e072      	b.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 8003582:	2b40      	cmp	r3, #64	; 0x40
 8003584:	d057      	beq.n	8003636 <HAL_TIM_ConfigClockSource+0x146>
 8003586:	d900      	bls.n	800358a <HAL_TIM_ConfigClockSource+0x9a>
 8003588:	e06e      	b.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 800358a:	2b30      	cmp	r3, #48	; 0x30
 800358c:	d063      	beq.n	8003656 <HAL_TIM_ConfigClockSource+0x166>
 800358e:	d86b      	bhi.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 8003590:	2b20      	cmp	r3, #32
 8003592:	d060      	beq.n	8003656 <HAL_TIM_ConfigClockSource+0x166>
 8003594:	d868      	bhi.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
 8003596:	2b00      	cmp	r3, #0
 8003598:	d05d      	beq.n	8003656 <HAL_TIM_ConfigClockSource+0x166>
 800359a:	2b10      	cmp	r3, #16
 800359c:	d05b      	beq.n	8003656 <HAL_TIM_ConfigClockSource+0x166>
 800359e:	e063      	b.n	8003668 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6818      	ldr	r0, [r3, #0]
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	6899      	ldr	r1, [r3, #8]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	f000 fbf8 	bl	8003da4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	2277      	movs	r2, #119	; 0x77
 80035c0:	4313      	orrs	r3, r2
 80035c2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	609a      	str	r2, [r3, #8]
      break;
 80035cc:	e052      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6818      	ldr	r0, [r3, #0]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	6899      	ldr	r1, [r3, #8]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f000 fbe1 	bl	8003da4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2180      	movs	r1, #128	; 0x80
 80035ee:	01c9      	lsls	r1, r1, #7
 80035f0:	430a      	orrs	r2, r1
 80035f2:	609a      	str	r2, [r3, #8]
      break;
 80035f4:	e03e      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6818      	ldr	r0, [r3, #0]
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	6859      	ldr	r1, [r3, #4]
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	001a      	movs	r2, r3
 8003604:	f000 fb52 	bl	8003cac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2150      	movs	r1, #80	; 0x50
 800360e:	0018      	movs	r0, r3
 8003610:	f000 fbac 	bl	8003d6c <TIM_ITRx_SetConfig>
      break;
 8003614:	e02e      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	6859      	ldr	r1, [r3, #4]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	001a      	movs	r2, r3
 8003624:	f000 fb70 	bl	8003d08 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2160      	movs	r1, #96	; 0x60
 800362e:	0018      	movs	r0, r3
 8003630:	f000 fb9c 	bl	8003d6c <TIM_ITRx_SetConfig>
      break;
 8003634:	e01e      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6818      	ldr	r0, [r3, #0]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	6859      	ldr	r1, [r3, #4]
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	001a      	movs	r2, r3
 8003644:	f000 fb32 	bl	8003cac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2140      	movs	r1, #64	; 0x40
 800364e:	0018      	movs	r0, r3
 8003650:	f000 fb8c 	bl	8003d6c <TIM_ITRx_SetConfig>
      break;
 8003654:	e00e      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	0019      	movs	r1, r3
 8003660:	0010      	movs	r0, r2
 8003662:	f000 fb83 	bl	8003d6c <TIM_ITRx_SetConfig>
      break;
 8003666:	e005      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003668:	230f      	movs	r3, #15
 800366a:	18fb      	adds	r3, r7, r3
 800366c:	2201      	movs	r2, #1
 800366e:	701a      	strb	r2, [r3, #0]
      break;
 8003670:	e000      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003672:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	223d      	movs	r2, #61	; 0x3d
 8003678:	2101      	movs	r1, #1
 800367a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	223c      	movs	r2, #60	; 0x3c
 8003680:	2100      	movs	r1, #0
 8003682:	5499      	strb	r1, [r3, r2]

  return status;
 8003684:	230f      	movs	r3, #15
 8003686:	18fb      	adds	r3, r7, r3
 8003688:	781b      	ldrb	r3, [r3, #0]
}
 800368a:	0018      	movs	r0, r3
 800368c:	46bd      	mov	sp, r7
 800368e:	b004      	add	sp, #16
 8003690:	bd80      	pop	{r7, pc}
 8003692:	46c0      	nop			; (mov r8, r8)
 8003694:	ffceff88 	.word	0xffceff88
 8003698:	ffff00ff 	.word	0xffff00ff

0800369c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a2b      	ldr	r2, [pc, #172]	; (800375c <TIM_Base_SetConfig+0xc0>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d003      	beq.n	80036bc <TIM_Base_SetConfig+0x20>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a2a      	ldr	r2, [pc, #168]	; (8003760 <TIM_Base_SetConfig+0xc4>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d108      	bne.n	80036ce <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2270      	movs	r2, #112	; 0x70
 80036c0:	4393      	bics	r3, r2
 80036c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a22      	ldr	r2, [pc, #136]	; (800375c <TIM_Base_SetConfig+0xc0>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00f      	beq.n	80036f6 <TIM_Base_SetConfig+0x5a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a21      	ldr	r2, [pc, #132]	; (8003760 <TIM_Base_SetConfig+0xc4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d00b      	beq.n	80036f6 <TIM_Base_SetConfig+0x5a>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a20      	ldr	r2, [pc, #128]	; (8003764 <TIM_Base_SetConfig+0xc8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d007      	beq.n	80036f6 <TIM_Base_SetConfig+0x5a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a1f      	ldr	r2, [pc, #124]	; (8003768 <TIM_Base_SetConfig+0xcc>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d003      	beq.n	80036f6 <TIM_Base_SetConfig+0x5a>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a1e      	ldr	r2, [pc, #120]	; (800376c <TIM_Base_SetConfig+0xd0>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d108      	bne.n	8003708 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	4a1d      	ldr	r2, [pc, #116]	; (8003770 <TIM_Base_SetConfig+0xd4>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	4313      	orrs	r3, r2
 8003706:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2280      	movs	r2, #128	; 0x80
 800370c:	4393      	bics	r3, r2
 800370e:	001a      	movs	r2, r3
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	4313      	orrs	r3, r2
 8003716:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	689a      	ldr	r2, [r3, #8]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a0a      	ldr	r2, [pc, #40]	; (800375c <TIM_Base_SetConfig+0xc0>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d007      	beq.n	8003746 <TIM_Base_SetConfig+0xaa>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a0b      	ldr	r2, [pc, #44]	; (8003768 <TIM_Base_SetConfig+0xcc>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d003      	beq.n	8003746 <TIM_Base_SetConfig+0xaa>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a0a      	ldr	r2, [pc, #40]	; (800376c <TIM_Base_SetConfig+0xd0>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d103      	bne.n	800374e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	691a      	ldr	r2, [r3, #16]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	615a      	str	r2, [r3, #20]
}
 8003754:	46c0      	nop			; (mov r8, r8)
 8003756:	46bd      	mov	sp, r7
 8003758:	b004      	add	sp, #16
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40012c00 	.word	0x40012c00
 8003760:	40000400 	.word	0x40000400
 8003764:	40002000 	.word	0x40002000
 8003768:	40014400 	.word	0x40014400
 800376c:	40014800 	.word	0x40014800
 8003770:	fffffcff 	.word	0xfffffcff

08003774 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	2201      	movs	r2, #1
 8003784:	4393      	bics	r3, r2
 8003786:	001a      	movs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4a2e      	ldr	r2, [pc, #184]	; (800385c <TIM_OC1_SetConfig+0xe8>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2203      	movs	r2, #3
 80037aa:	4393      	bics	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	2202      	movs	r2, #2
 80037bc:	4393      	bics	r3, r2
 80037be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a24      	ldr	r2, [pc, #144]	; (8003860 <TIM_OC1_SetConfig+0xec>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d007      	beq.n	80037e2 <TIM_OC1_SetConfig+0x6e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a23      	ldr	r2, [pc, #140]	; (8003864 <TIM_OC1_SetConfig+0xf0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d003      	beq.n	80037e2 <TIM_OC1_SetConfig+0x6e>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a22      	ldr	r2, [pc, #136]	; (8003868 <TIM_OC1_SetConfig+0xf4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d10c      	bne.n	80037fc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2208      	movs	r2, #8
 80037e6:	4393      	bics	r3, r2
 80037e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2204      	movs	r2, #4
 80037f8:	4393      	bics	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a18      	ldr	r2, [pc, #96]	; (8003860 <TIM_OC1_SetConfig+0xec>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d007      	beq.n	8003814 <TIM_OC1_SetConfig+0xa0>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a17      	ldr	r2, [pc, #92]	; (8003864 <TIM_OC1_SetConfig+0xf0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d003      	beq.n	8003814 <TIM_OC1_SetConfig+0xa0>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a16      	ldr	r2, [pc, #88]	; (8003868 <TIM_OC1_SetConfig+0xf4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d111      	bne.n	8003838 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	4a15      	ldr	r2, [pc, #84]	; (800386c <TIM_OC1_SetConfig+0xf8>)
 8003818:	4013      	ands	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	4a14      	ldr	r2, [pc, #80]	; (8003870 <TIM_OC1_SetConfig+0xfc>)
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	4313      	orrs	r3, r2
 800382c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	4313      	orrs	r3, r2
 8003836:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	621a      	str	r2, [r3, #32]
}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	46bd      	mov	sp, r7
 8003856:	b006      	add	sp, #24
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	fffeff8f 	.word	0xfffeff8f
 8003860:	40012c00 	.word	0x40012c00
 8003864:	40014400 	.word	0x40014400
 8003868:	40014800 	.word	0x40014800
 800386c:	fffffeff 	.word	0xfffffeff
 8003870:	fffffdff 	.word	0xfffffdff

08003874 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	2210      	movs	r2, #16
 8003884:	4393      	bics	r3, r2
 8003886:	001a      	movs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4a2c      	ldr	r2, [pc, #176]	; (8003954 <TIM_OC2_SetConfig+0xe0>)
 80038a2:	4013      	ands	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4a2b      	ldr	r2, [pc, #172]	; (8003958 <TIM_OC2_SetConfig+0xe4>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	021b      	lsls	r3, r3, #8
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	2220      	movs	r2, #32
 80038be:	4393      	bics	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a22      	ldr	r2, [pc, #136]	; (800395c <TIM_OC2_SetConfig+0xe8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d10d      	bne.n	80038f2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2280      	movs	r2, #128	; 0x80
 80038da:	4393      	bics	r3, r2
 80038dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	2240      	movs	r2, #64	; 0x40
 80038ee:	4393      	bics	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a19      	ldr	r2, [pc, #100]	; (800395c <TIM_OC2_SetConfig+0xe8>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d007      	beq.n	800390a <TIM_OC2_SetConfig+0x96>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a18      	ldr	r2, [pc, #96]	; (8003960 <TIM_OC2_SetConfig+0xec>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d003      	beq.n	800390a <TIM_OC2_SetConfig+0x96>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a17      	ldr	r2, [pc, #92]	; (8003964 <TIM_OC2_SetConfig+0xf0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d113      	bne.n	8003932 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	4a16      	ldr	r2, [pc, #88]	; (8003968 <TIM_OC2_SetConfig+0xf4>)
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4a15      	ldr	r2, [pc, #84]	; (800396c <TIM_OC2_SetConfig+0xf8>)
 8003916:	4013      	ands	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4313      	orrs	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4313      	orrs	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	621a      	str	r2, [r3, #32]
}
 800394c:	46c0      	nop			; (mov r8, r8)
 800394e:	46bd      	mov	sp, r7
 8003950:	b006      	add	sp, #24
 8003952:	bd80      	pop	{r7, pc}
 8003954:	feff8fff 	.word	0xfeff8fff
 8003958:	fffffcff 	.word	0xfffffcff
 800395c:	40012c00 	.word	0x40012c00
 8003960:	40014400 	.word	0x40014400
 8003964:	40014800 	.word	0x40014800
 8003968:	fffffbff 	.word	0xfffffbff
 800396c:	fffff7ff 	.word	0xfffff7ff

08003970 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b086      	sub	sp, #24
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	4a33      	ldr	r2, [pc, #204]	; (8003a4c <TIM_OC3_SetConfig+0xdc>)
 8003980:	401a      	ands	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4a2d      	ldr	r2, [pc, #180]	; (8003a50 <TIM_OC3_SetConfig+0xe0>)
 800399c:	4013      	ands	r3, r2
 800399e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2203      	movs	r2, #3
 80039a4:	4393      	bics	r3, r2
 80039a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	4a27      	ldr	r2, [pc, #156]	; (8003a54 <TIM_OC3_SetConfig+0xe4>)
 80039b6:	4013      	ands	r3, r2
 80039b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	021b      	lsls	r3, r3, #8
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a23      	ldr	r2, [pc, #140]	; (8003a58 <TIM_OC3_SetConfig+0xe8>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d10d      	bne.n	80039ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	4a22      	ldr	r2, [pc, #136]	; (8003a5c <TIM_OC3_SetConfig+0xec>)
 80039d2:	4013      	ands	r3, r2
 80039d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	021b      	lsls	r3, r3, #8
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	4313      	orrs	r3, r2
 80039e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	4a1e      	ldr	r2, [pc, #120]	; (8003a60 <TIM_OC3_SetConfig+0xf0>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a1a      	ldr	r2, [pc, #104]	; (8003a58 <TIM_OC3_SetConfig+0xe8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d007      	beq.n	8003a02 <TIM_OC3_SetConfig+0x92>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a1b      	ldr	r2, [pc, #108]	; (8003a64 <TIM_OC3_SetConfig+0xf4>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d003      	beq.n	8003a02 <TIM_OC3_SetConfig+0x92>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a1a      	ldr	r2, [pc, #104]	; (8003a68 <TIM_OC3_SetConfig+0xf8>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d113      	bne.n	8003a2a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4a19      	ldr	r2, [pc, #100]	; (8003a6c <TIM_OC3_SetConfig+0xfc>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	4a18      	ldr	r2, [pc, #96]	; (8003a70 <TIM_OC3_SetConfig+0x100>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	621a      	str	r2, [r3, #32]
}
 8003a44:	46c0      	nop			; (mov r8, r8)
 8003a46:	46bd      	mov	sp, r7
 8003a48:	b006      	add	sp, #24
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	fffffeff 	.word	0xfffffeff
 8003a50:	fffeff8f 	.word	0xfffeff8f
 8003a54:	fffffdff 	.word	0xfffffdff
 8003a58:	40012c00 	.word	0x40012c00
 8003a5c:	fffff7ff 	.word	0xfffff7ff
 8003a60:	fffffbff 	.word	0xfffffbff
 8003a64:	40014400 	.word	0x40014400
 8003a68:	40014800 	.word	0x40014800
 8003a6c:	ffffefff 	.word	0xffffefff
 8003a70:	ffffdfff 	.word	0xffffdfff

08003a74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	4a26      	ldr	r2, [pc, #152]	; (8003b1c <TIM_OC4_SetConfig+0xa8>)
 8003a84:	401a      	ands	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4a20      	ldr	r2, [pc, #128]	; (8003b20 <TIM_OC4_SetConfig+0xac>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4a1f      	ldr	r2, [pc, #124]	; (8003b24 <TIM_OC4_SetConfig+0xb0>)
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	021b      	lsls	r3, r3, #8
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4a1b      	ldr	r2, [pc, #108]	; (8003b28 <TIM_OC4_SetConfig+0xb4>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	031b      	lsls	r3, r3, #12
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a17      	ldr	r2, [pc, #92]	; (8003b2c <TIM_OC4_SetConfig+0xb8>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d007      	beq.n	8003ae4 <TIM_OC4_SetConfig+0x70>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a16      	ldr	r2, [pc, #88]	; (8003b30 <TIM_OC4_SetConfig+0xbc>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d003      	beq.n	8003ae4 <TIM_OC4_SetConfig+0x70>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a15      	ldr	r2, [pc, #84]	; (8003b34 <TIM_OC4_SetConfig+0xc0>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d109      	bne.n	8003af8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <TIM_OC4_SetConfig+0xc4>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	019b      	lsls	r3, r3, #6
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	621a      	str	r2, [r3, #32]
}
 8003b12:	46c0      	nop			; (mov r8, r8)
 8003b14:	46bd      	mov	sp, r7
 8003b16:	b006      	add	sp, #24
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	ffffefff 	.word	0xffffefff
 8003b20:	feff8fff 	.word	0xfeff8fff
 8003b24:	fffffcff 	.word	0xfffffcff
 8003b28:	ffffdfff 	.word	0xffffdfff
 8003b2c:	40012c00 	.word	0x40012c00
 8003b30:	40014400 	.word	0x40014400
 8003b34:	40014800 	.word	0x40014800
 8003b38:	ffffbfff 	.word	0xffffbfff

08003b3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	4a23      	ldr	r2, [pc, #140]	; (8003bd8 <TIM_OC5_SetConfig+0x9c>)
 8003b4c:	401a      	ands	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4a1d      	ldr	r2, [pc, #116]	; (8003bdc <TIM_OC5_SetConfig+0xa0>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	4a19      	ldr	r2, [pc, #100]	; (8003be0 <TIM_OC5_SetConfig+0xa4>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	041b      	lsls	r3, r3, #16
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a15      	ldr	r2, [pc, #84]	; (8003be4 <TIM_OC5_SetConfig+0xa8>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d007      	beq.n	8003ba2 <TIM_OC5_SetConfig+0x66>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a14      	ldr	r2, [pc, #80]	; (8003be8 <TIM_OC5_SetConfig+0xac>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d003      	beq.n	8003ba2 <TIM_OC5_SetConfig+0x66>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a13      	ldr	r2, [pc, #76]	; (8003bec <TIM_OC5_SetConfig+0xb0>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d109      	bne.n	8003bb6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	4a0c      	ldr	r2, [pc, #48]	; (8003bd8 <TIM_OC5_SetConfig+0x9c>)
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	021b      	lsls	r3, r3, #8
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685a      	ldr	r2, [r3, #4]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	693a      	ldr	r2, [r7, #16]
 8003bce:	621a      	str	r2, [r3, #32]
}
 8003bd0:	46c0      	nop			; (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b006      	add	sp, #24
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	fffeffff 	.word	0xfffeffff
 8003bdc:	fffeff8f 	.word	0xfffeff8f
 8003be0:	fffdffff 	.word	0xfffdffff
 8003be4:	40012c00 	.word	0x40012c00
 8003be8:	40014400 	.word	0x40014400
 8003bec:	40014800 	.word	0x40014800

08003bf0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	4a24      	ldr	r2, [pc, #144]	; (8003c90 <TIM_OC6_SetConfig+0xa0>)
 8003c00:	401a      	ands	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a1b      	ldr	r3, [r3, #32]
 8003c0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	4a1e      	ldr	r2, [pc, #120]	; (8003c94 <TIM_OC6_SetConfig+0xa4>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	021b      	lsls	r3, r3, #8
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	4a1a      	ldr	r2, [pc, #104]	; (8003c98 <TIM_OC6_SetConfig+0xa8>)
 8003c30:	4013      	ands	r3, r2
 8003c32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	051b      	lsls	r3, r3, #20
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a16      	ldr	r2, [pc, #88]	; (8003c9c <TIM_OC6_SetConfig+0xac>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d007      	beq.n	8003c58 <TIM_OC6_SetConfig+0x68>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a15      	ldr	r2, [pc, #84]	; (8003ca0 <TIM_OC6_SetConfig+0xb0>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d003      	beq.n	8003c58 <TIM_OC6_SetConfig+0x68>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a14      	ldr	r2, [pc, #80]	; (8003ca4 <TIM_OC6_SetConfig+0xb4>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d109      	bne.n	8003c6c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	4a13      	ldr	r2, [pc, #76]	; (8003ca8 <TIM_OC6_SetConfig+0xb8>)
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	029b      	lsls	r3, r3, #10
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685a      	ldr	r2, [r3, #4]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	621a      	str	r2, [r3, #32]
}
 8003c86:	46c0      	nop			; (mov r8, r8)
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	b006      	add	sp, #24
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	46c0      	nop			; (mov r8, r8)
 8003c90:	ffefffff 	.word	0xffefffff
 8003c94:	feff8fff 	.word	0xfeff8fff
 8003c98:	ffdfffff 	.word	0xffdfffff
 8003c9c:	40012c00 	.word	0x40012c00
 8003ca0:	40014400 	.word	0x40014400
 8003ca4:	40014800 	.word	0x40014800
 8003ca8:	fffbffff 	.word	0xfffbffff

08003cac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	4393      	bics	r3, r2
 8003cc6:	001a      	movs	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	22f0      	movs	r2, #240	; 0xf0
 8003cd6:	4393      	bics	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	220a      	movs	r2, #10
 8003ce8:	4393      	bics	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	621a      	str	r2, [r3, #32]
}
 8003d00:	46c0      	nop			; (mov r8, r8)
 8003d02:	46bd      	mov	sp, r7
 8003d04:	b006      	add	sp, #24
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	2210      	movs	r2, #16
 8003d1a:	4393      	bics	r3, r2
 8003d1c:	001a      	movs	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	4a0d      	ldr	r2, [pc, #52]	; (8003d68 <TIM_TI2_ConfigInputStage+0x60>)
 8003d32:	4013      	ands	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	031b      	lsls	r3, r3, #12
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	22a0      	movs	r2, #160	; 0xa0
 8003d44:	4393      	bics	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	621a      	str	r2, [r3, #32]
}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	46bd      	mov	sp, r7
 8003d62:	b006      	add	sp, #24
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	ffff0fff 	.word	0xffff0fff

08003d6c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	4a08      	ldr	r2, [pc, #32]	; (8003da0 <TIM_ITRx_SetConfig+0x34>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	2207      	movs	r2, #7
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	609a      	str	r2, [r3, #8]
}
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	b004      	add	sp, #16
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	46c0      	nop			; (mov r8, r8)
 8003da0:	ffcfff8f 	.word	0xffcfff8f

08003da4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
 8003db0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	4a09      	ldr	r2, [pc, #36]	; (8003de0 <TIM_ETR_SetConfig+0x3c>)
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	021a      	lsls	r2, r3, #8
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	609a      	str	r2, [r3, #8]
}
 8003dd8:	46c0      	nop			; (mov r8, r8)
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	b006      	add	sp, #24
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	ffff00ff 	.word	0xffff00ff

08003de4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b086      	sub	sp, #24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	221f      	movs	r2, #31
 8003df4:	4013      	ands	r3, r2
 8003df6:	2201      	movs	r2, #1
 8003df8:	409a      	lsls	r2, r3
 8003dfa:	0013      	movs	r3, r2
 8003dfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	43d2      	mvns	r2, r2
 8003e06:	401a      	ands	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a1a      	ldr	r2, [r3, #32]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	211f      	movs	r1, #31
 8003e14:	400b      	ands	r3, r1
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4099      	lsls	r1, r3
 8003e1a:	000b      	movs	r3, r1
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	621a      	str	r2, [r3, #32]
}
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	46bd      	mov	sp, r7
 8003e26:	b006      	add	sp, #24
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	223c      	movs	r2, #60	; 0x3c
 8003e3a:	5c9b      	ldrb	r3, [r3, r2]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d101      	bne.n	8003e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e40:	2302      	movs	r3, #2
 8003e42:	e04a      	b.n	8003eda <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	223c      	movs	r2, #60	; 0x3c
 8003e48:	2101      	movs	r1, #1
 8003e4a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	223d      	movs	r2, #61	; 0x3d
 8003e50:	2102      	movs	r1, #2
 8003e52:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a1e      	ldr	r2, [pc, #120]	; (8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d108      	bne.n	8003e80 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	4a1d      	ldr	r2, [pc, #116]	; (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2270      	movs	r2, #112	; 0x70
 8003e84:	4393      	bics	r3, r2
 8003e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a11      	ldr	r2, [pc, #68]	; (8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d004      	beq.n	8003eae <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a10      	ldr	r2, [pc, #64]	; (8003eec <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d10c      	bne.n	8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2280      	movs	r2, #128	; 0x80
 8003eb2:	4393      	bics	r3, r2
 8003eb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68ba      	ldr	r2, [r7, #8]
 8003ec6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	223d      	movs	r2, #61	; 0x3d
 8003ecc:	2101      	movs	r1, #1
 8003ece:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	223c      	movs	r2, #60	; 0x3c
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	0018      	movs	r0, r3
 8003edc:	46bd      	mov	sp, r7
 8003ede:	b004      	add	sp, #16
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	46c0      	nop			; (mov r8, r8)
 8003ee4:	40012c00 	.word	0x40012c00
 8003ee8:	ff0fffff 	.word	0xff0fffff
 8003eec:	40000400 	.word	0x40000400

08003ef0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003efa:	2300      	movs	r3, #0
 8003efc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	223c      	movs	r2, #60	; 0x3c
 8003f02:	5c9b      	ldrb	r3, [r3, r2]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e079      	b.n	8004000 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	223c      	movs	r2, #60	; 0x3c
 8003f10:	2101      	movs	r1, #1
 8003f12:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	22ff      	movs	r2, #255	; 0xff
 8003f18:	4393      	bics	r3, r2
 8003f1a:	001a      	movs	r2, r3
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4a38      	ldr	r2, [pc, #224]	; (8004008 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003f28:	401a      	ands	r2, r3
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4a35      	ldr	r2, [pc, #212]	; (800400c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003f36:	401a      	ands	r2, r3
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4a33      	ldr	r2, [pc, #204]	; (8004010 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003f44:	401a      	ands	r2, r3
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	4a30      	ldr	r2, [pc, #192]	; (8004014 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003f52:	401a      	ands	r2, r3
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4a2e      	ldr	r2, [pc, #184]	; (8004018 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003f60:	401a      	ands	r2, r3
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	4a2b      	ldr	r2, [pc, #172]	; (800401c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003f6e:	401a      	ands	r2, r3
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f74:	4313      	orrs	r3, r2
 8003f76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	4a29      	ldr	r2, [pc, #164]	; (8004020 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003f7c:	401a      	ands	r2, r3
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	041b      	lsls	r3, r3, #16
 8003f84:	4313      	orrs	r3, r2
 8003f86:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a25      	ldr	r2, [pc, #148]	; (8004024 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d106      	bne.n	8003fa0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	4a24      	ldr	r2, [pc, #144]	; (8004028 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8003f96:	401a      	ands	r2, r3
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	69db      	ldr	r3, [r3, #28]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a1f      	ldr	r2, [pc, #124]	; (8004024 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d121      	bne.n	8003fee <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	4a1f      	ldr	r2, [pc, #124]	; (800402c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8003fae:	401a      	ands	r2, r3
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fb4:	051b      	lsls	r3, r3, #20
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	4a1c      	ldr	r2, [pc, #112]	; (8004030 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 8003fbe:	401a      	ands	r2, r3
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	4a1a      	ldr	r2, [pc, #104]	; (8004034 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8003fcc:	401a      	ands	r2, r3
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a12      	ldr	r2, [pc, #72]	; (8004024 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d106      	bne.n	8003fee <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	4a15      	ldr	r2, [pc, #84]	; (8004038 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8003fe4:	401a      	ands	r2, r3
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fea:	4313      	orrs	r3, r2
 8003fec:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	223c      	movs	r2, #60	; 0x3c
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	0018      	movs	r0, r3
 8004002:	46bd      	mov	sp, r7
 8004004:	b004      	add	sp, #16
 8004006:	bd80      	pop	{r7, pc}
 8004008:	fffffcff 	.word	0xfffffcff
 800400c:	fffffbff 	.word	0xfffffbff
 8004010:	fffff7ff 	.word	0xfffff7ff
 8004014:	ffffefff 	.word	0xffffefff
 8004018:	ffffdfff 	.word	0xffffdfff
 800401c:	ffffbfff 	.word	0xffffbfff
 8004020:	fff0ffff 	.word	0xfff0ffff
 8004024:	40012c00 	.word	0x40012c00
 8004028:	efffffff 	.word	0xefffffff
 800402c:	ff0fffff 	.word	0xff0fffff
 8004030:	feffffff 	.word	0xfeffffff
 8004034:	fdffffff 	.word	0xfdffffff
 8004038:	dfffffff 	.word	0xdfffffff

0800403c <__libc_init_array>:
 800403c:	b570      	push	{r4, r5, r6, lr}
 800403e:	2600      	movs	r6, #0
 8004040:	4d0c      	ldr	r5, [pc, #48]	; (8004074 <__libc_init_array+0x38>)
 8004042:	4c0d      	ldr	r4, [pc, #52]	; (8004078 <__libc_init_array+0x3c>)
 8004044:	1b64      	subs	r4, r4, r5
 8004046:	10a4      	asrs	r4, r4, #2
 8004048:	42a6      	cmp	r6, r4
 800404a:	d109      	bne.n	8004060 <__libc_init_array+0x24>
 800404c:	2600      	movs	r6, #0
 800404e:	f000 f821 	bl	8004094 <_init>
 8004052:	4d0a      	ldr	r5, [pc, #40]	; (800407c <__libc_init_array+0x40>)
 8004054:	4c0a      	ldr	r4, [pc, #40]	; (8004080 <__libc_init_array+0x44>)
 8004056:	1b64      	subs	r4, r4, r5
 8004058:	10a4      	asrs	r4, r4, #2
 800405a:	42a6      	cmp	r6, r4
 800405c:	d105      	bne.n	800406a <__libc_init_array+0x2e>
 800405e:	bd70      	pop	{r4, r5, r6, pc}
 8004060:	00b3      	lsls	r3, r6, #2
 8004062:	58eb      	ldr	r3, [r5, r3]
 8004064:	4798      	blx	r3
 8004066:	3601      	adds	r6, #1
 8004068:	e7ee      	b.n	8004048 <__libc_init_array+0xc>
 800406a:	00b3      	lsls	r3, r6, #2
 800406c:	58eb      	ldr	r3, [r5, r3]
 800406e:	4798      	blx	r3
 8004070:	3601      	adds	r6, #1
 8004072:	e7f2      	b.n	800405a <__libc_init_array+0x1e>
 8004074:	080041c0 	.word	0x080041c0
 8004078:	080041c0 	.word	0x080041c0
 800407c:	080041c0 	.word	0x080041c0
 8004080:	080041c4 	.word	0x080041c4

08004084 <memset>:
 8004084:	0003      	movs	r3, r0
 8004086:	1882      	adds	r2, r0, r2
 8004088:	4293      	cmp	r3, r2
 800408a:	d100      	bne.n	800408e <memset+0xa>
 800408c:	4770      	bx	lr
 800408e:	7019      	strb	r1, [r3, #0]
 8004090:	3301      	adds	r3, #1
 8004092:	e7f9      	b.n	8004088 <memset+0x4>

08004094 <_init>:
 8004094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004096:	46c0      	nop			; (mov r8, r8)
 8004098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800409a:	bc08      	pop	{r3}
 800409c:	469e      	mov	lr, r3
 800409e:	4770      	bx	lr

080040a0 <_fini>:
 80040a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040a2:	46c0      	nop			; (mov r8, r8)
 80040a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040a6:	bc08      	pop	{r3}
 80040a8:	469e      	mov	lr, r3
 80040aa:	4770      	bx	lr
