<!doctype html>
<html lang="fr">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="2nd RISC-V Week">
    <title>
      2nd RISC-V Week
    </title>

    <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/pure-min.css" integrity="sha384-" crossorigin="anonymous">

    <!--[if lte IE 8]>
        <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/grids-responsive-old-ie-min.css">
    <![endif]-->
    <!--[if gt IE 8]><!-->
        <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/grids-responsive-min.css">
    <!--<![endif]-->

    <link rel="stylesheet" href="https://netdna.bootstrapcdn.com/font-awesome/4.0.3/css/font-awesome.css">

        <!--[if lte IE 8]>
            <link rel="stylesheet" href="css/layouts/marketing-old-ie.css">
        <![endif]-->
        <!--[if gt IE 8]><!-->
            <link rel="stylesheet" href="css/layouts/side-menu.css">
        <!--<![endif]-->
</head>
	<body>
<style>
A:link    { color: #273272 }
A:visited { color: #273272 }
A:hover   { color: #f7b217 }
B, Strong { color: #273272 }
HR        { color: #f7b217;
            margin-top:    0.15em;
            margin-bottom: 0.20em;
            margin-left:   2.00em;
            margin-right:  2.00em; }
H1        { color: #273272 }
H2        { color: #f7b217 }
H3        { color: #a5b8b6 }
</style>

<p style="text-align: center">
  <img src="media/RISC-V-2021-03-Week.png" alt="RISC-V logo" style="width: 90%;" />
</p>
<hr>
<p style="text-align:center; color:#f7b217;">
  Details and proceedings of the 2019 Week are below:
<p>
<p style="text-align: center">
  <img src="media/RISC-V-2019-10-Week.PNG" alt="RISC-V logo" style="width: 90%;" />
</p>
<div class="pure-menu pure-menu-horizontal">
  <hr>
    <ul class="pure-menu-list">
      <li class="pure-menu-item">
	<a href="./index.html" class="pure-menu-link">Your Week</a>
      </li>
      <li class="pure-menu-item">
	<a href="./2nd-meetings.html" class="pure-menu-link">Oct. 1 & 2</a>
      </li>
      <li class="pure-menu-item">
	<a href="./gdr-scienday.html" class="pure-menu-link">Oct. 3</a>
      </li>
      <li class="pure-menu-item">
	<a href="./program.html" class="pure-menu-link">Full Program</a>
      </li>
        <li class="pure-menu-item"><a href="./sponsors.html" class="pure-menu-link">Sponsors</a></li>
        <li class="pure-menu-item"><a href="./registration.html" class="pure-menu-link">Registration</a></li>
        <li class="pure-menu-item"><a href="./venues.html" class="pure-menu-link">Venues</a></li>
        <li class="pure-menu-item"><a href="./riscv-v1.html" class="pure-menu-link">Previous event</a></li>
    </ul>
  <hr>
</div>

<div id="main">
    <div class="content">
        <table>
<thead>
<tr class="header">
<th>Time</th>
<th>Speaker</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>08h30</td>
<td>—</td>
<td><em>Registration</em></td>
</tr>
<tr class="even">
<td><strong>09h00</strong></td>
<td>—</td>
<td><strong>Keynote on Uniprocessor Performance</strong></td>
</tr>
<tr class="odd">
<td>09h00</td>
<td><a href="#K-SEZNEC">André Seznec</a></td>
<td><a href="#K-SEZNEC">It's the Instruction Fetch Front-End, Stupid!</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-09h00-Andr%C3%A9-Seznec.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td><strong>10h00</strong></td>
<td><strong>Chair: Kevin Martin</strong></td>
<td><strong>Session: Towards High Performance</strong></td>
</tr>
<tr class="odd">
<td>10h00</td>
<td><a href="#P-CAVALCANTE">Matheus Cavalcante</a></td>
<td><a href="#P-CAVALCANTE">Ara: design and implementation of a 1GHz+ 64-bit RISC-V Vector Processor in 22 nm FD-SOI</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-10h00-Matheus-Cavalcante.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>10h15</td>
<td><a href="#P-GOOSSENS">Bernard Goossens</a></td>
<td><a href="#P-GOOSSENS">An Out-of-Order RISC-V Core Developed with HLS</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-10h15-Bernard-Goossens.pdf">slides</a>)</td>
</tr>
<tr class="odd">
<td>10h30</td>
<td><a href="#P-TAHERINEJAD">Nima TaheriNejad</a></td>
<td><a href="#P-TAHERINEJAD">Open source GPUs: How can RISC-V play a role?</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-10h30-Nima-TaheriNejad.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>11h45</td>
<td><em>All</em></td>
<td><strong>Discussion with</strong> <a href="#P-CAVALCANTE">Matheus Cavalcante</a>, <a href="#P-GOOSSENS">Bernard Goossens</a> &amp; <a href="#P-TAHERINEJAD">Nima TaheriNejad</a></td>
</tr>
<tr class="odd">
<td>11h00</td>
<td>—</td>
<td><em>Break</em></td>
</tr>
<tr class="even">
<td><strong>11h30</strong></td>
<td><strong>Chair: Yves Durand</strong></td>
<td><strong>Session: Open Source Cores is an Actual Business</strong></td>
</tr>
<tr class="odd">
<td>11h30</td>
<td><a href="#P-BEREZINA">Ekaterina Berezina</a></td>
<td><a href="#P-BEREZINA">Open-source processor IP in the SCRx family of the RISC-V compatible cores by Syntacore</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-11h30-Ekaterina-Berezina.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>11h45</td>
<td><a href="#P-OCONNOR">Rick O'Connor</a></td>
<td><a href="#P-OCONNOR">Open Source Processor IP for High Volume Production SoCs: CORE-V Family of RISC-V cores</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-11h45-Rick-O'Connor.pdf">slides</a>)</td>
</tr>
<tr class="odd">
<td>12h00</td>
<td><a href="#P-LOISEL">Yann Loisel</a></td>
<td><a href="#P-LOISEL">Silicon at the speed of software</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-12h00-Yann-Loisel.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>12h15</td>
<td><em>All</em></td>
<td><strong>Discussion with</strong> <a href="#P-BEREZINA">Ekaterina Berezina</a>, <a href="#P-OCONNOR">Rick O'Connor</a> and <a href="#P-LOISEL">Yann Loisel</a></td>
</tr>
<tr class="odd">
<td>12h30</td>
<td>—</td>
<td><em>Lunch</em></td>
</tr>
<tr class="even">
<td><strong>13h30</strong></td>
<td>—</td>
<td><strong>Keynote on RISC-V in HPC</strong></td>
</tr>
<tr class="odd">
<td>13h30</td>
<td><a href="#K-DOLBEAU">Romain Dolbeau</a></td>
<td><a href="#K-DOLBEAU">European Processor Initiative: challenges &amp; opportunities for RISC-V accelerators in an HPC platform</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-13h30-Romain-Dolbeau.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td><strong>14h30</strong></td>
<td><strong>Chair: Arnaud Tisserand</strong></td>
<td><strong>Session on Improving the HW/SW Interface</strong></td>
</tr>
<tr class="odd">
<td>14h30</td>
<td><a href="#P-PENNA">Pedro Henrique Penna</a></td>
<td><a href="#P-PENNA">Nanvix: An Operating System for Lightweight Manycores</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-14h30-Pedro-Penna.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>14h45</td>
<td><a href="#P-DURAND">Yves Durand</a></td>
<td><a href="#P-DURAND">Enhancing scientific computation using a variable precision FPU with a RISC-V processor</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-14h45-Yves-Durand.pdf">slides</a>)</td>
</tr>
<tr class="odd">
<td>15h00</td>
<td><a href="#P-PRIKRYL">Zdeněk Přikryl</a></td>
<td><a href="#P-PRIKRYL">Enhanced Tools for RISC-V Processor Development and Customization</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-15h00-Zden%C4%9Bk-P%C5%99ikryl.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>15h15</td>
<td><em>All</em></td>
<td><strong>Discussion with</strong> <a href="#P-PENNA">Pedro Henrique Penna</a>, <a href="#P-DURAND">Yves Durand</a> and <a href="#P-PRIKRYL">Zdeněk Přikryl</a></td>
</tr>
<tr class="odd">
<td>15h30</td>
<td>—</td>
<td><em>Break</em></td>
</tr>
<tr class="even">
<td><strong>16h00</strong></td>
<td><strong>Chair: Olivier Savry</strong></td>
<td><strong>Session on Formal Verification</strong></td>
</tr>
<tr class="odd">
<td>16h00</td>
<td><a href="#P-BOULME">Sylvain Boulmé</a></td>
<td><a href="#P-BOULME">Extending the CompCert certified compiler with instruction scheduling and control-flow integrity</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-16h00-Sylvain-Boulm%C3%A9.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>16h15</td>
<td><a href="#P-MARCHESE">Sergio Marchese</a></td>
<td><a href="#P-MARCHESE">Complete Formal Verification of RISC-V Cores for Trojan-Free Trusted ICs</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-16h15-Sergio-Marchese.pdf">slides</a>)</td>
</tr>
<tr class="odd">
<td>16h30</td>
<td><a href="#P-SOULAT">Romain Soulat</a></td>
<td><a href="#P-SOULAT">Formal Proof of RISC-V Cores</a></td>
</tr>
<tr class="even">
<td>16h45</td>
<td><em>All</em></td>
<td><strong>Discussion with</strong> <a href="#P-BOULME">Sylvain Boulmé</a>, <a href="#P-MARCHESE">Sergio Marchese</a> and <a href="#P-SOULAT">Romain Soulat</a></td>
</tr>
<tr class="odd">
<td>17h00</td>
<td><a href="./gdr-scienday.html">Sébastien Faucou</a></td>
<td><a href="./gdr-scienday.html">Scientific Day: RISC-V for critical embedded systems in Campus de Jussieu on Thursday October 3rd</a> (<a href="./media/slides/2nd-RISC-V-Meeting-2019-10-02-17h00-S%C3%A9bastien-Faucou.pdf">slides</a>)</td>
</tr>
<tr class="even">
<td>17h15</td>
<td><em>All</em></td>
<td><strong>Wrap Up, Comments &amp; Perspectives</strong></td>
</tr>
<tr class="odd">
<td>17h30</td>
<td>—</td>
<td><em>Closure</em></td>
</tr>
</tbody>
</table>
    </div> <!-- /content -->
</div> <!-- /main -->




<!-- <div class="footer l-box is-center"> -->
<!--     View the source of this layout to learn more. Made with love by the YUI Team. -->
<!-- </div> -->

<footer id="footer">
    <div class="footer is-center">
        Site generated by <a href="http://jaspervdj.be/hakyll">Hakyll</a>
        and <a href="http://johnmacfarlane.net/pandoc">pandoc</a>
        −
         <a href="https://github.com/open-src-soc/open-src-soc.github.io/commits/master">Page last modified Mon, 28 Oct 2019 19:39:22 +0100</a> 
    </div>
</footer>


<script src="js/ui.js"></script>

</body>
</html>
