# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-29 08:26+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: \n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../arch/arm64/hugetlbpage.rst:5
msgid "HugeTLBpage on ARM64"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:7
msgid ""
"Hugepage relies on making efficient use of TLBs to improve performance of "
"address translations. The benefit depends on both -"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:10
msgid "the size of hugepages"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:11
msgid "size of entries supported by the TLBs"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:13
msgid "The ARM64 port supports two flavours of hugepages."
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:16
msgid "1) Block mappings at the pud/pmd level"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:18
msgid ""
"These are regular hugepages where a pmd or a pud page table entry points to "
"a block of memory. Regardless of the supported size of entries in TLB, block "
"mappings reduce the depth of page table walk needed to translate hugepage "
"addresses."
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:24
msgid "2) Using the Contiguous bit"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:26
msgid ""
"The architecture provides a contiguous bit in the translation table entries "
"(D4.5.3, ARM DDI 0487C.a) that hints to the MMU to indicate that it is one "
"of a contiguous set of entries that can be cached in a single TLB entry."
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:30
msgid ""
"The contiguous bit is used in Linux to increase the mapping size at the pmd "
"and pte (last) level. The number of supported contiguous entries varies by "
"page size and level of the page table."
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:35
msgid "The following hugepage sizes are supported -"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:38
msgid "CONT PTE"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:38
msgid "PMD"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:38
msgid "CONT PMD"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:38
msgid "PUD"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:40
msgid "4K:"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:40
msgid "64K"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:40
#: ../../../arch/arm64/hugetlbpage.rst:41
#: ../../../arch/arm64/hugetlbpage.rst:42
msgid "2M"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:40
#: ../../../arch/arm64/hugetlbpage.rst:41
msgid "32M"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:40
#: ../../../arch/arm64/hugetlbpage.rst:41
msgid "1G"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:41
msgid "16K:"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:42
msgid "64K:"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:42
msgid "512M"
msgstr ""

#: ../../../arch/arm64/hugetlbpage.rst:42
msgid "16G"
msgstr ""
