###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad15.engr.sjsu.edu)
#  Generated on:      Thu Mar  5 15:39:00 2015
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -16.157 | -16.157 | 15.497  | 21.685  |   N/A   |   N/A   |
|           TNS (ns):|-500.387 |-500.387 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   32    |   32    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   548   |   258   |   482   |   33    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    214 (214)     |   -6.357   |    219 (219)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.561%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
