// Seed: 4151806788
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  assign id_2 = id_1;
  always @(*) begin : LABEL_0
    disable id_4;
  end
  supply1 id_5 = 1;
  assign module_1.id_0 = 0;
  assign id_5 = 1'b0;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5
  );
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
  assign id_1 = id_0;
  supply1 id_3 = id_0;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(id_23) begin : LABEL_0
    if (id_23 == id_17 && id_15) $display(id_25, id_24, id_23, id_2);
  end
endmodule
