
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis

# Written on Tue May 28 17:56:30 2019

##### DESIGN INFO #######################################################

Top View:                "IGL2_FIR_FILTER"
Constraint File(s):      "D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\designer\IGL2_FIR_FILTER\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 6 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                         Ending                                           |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_0/GL0                                       FCCC_0/GL0                                       |     6.667            |     No paths         |     No paths         |     No paths                         
FCCC_0/GL0                                       FCCC_0/GL1                                       |     6.667            |     No paths         |     No paths         |     No paths                         
FCCC_0/GL1                                       FCCC_0/GL0                                       |     6.667            |     No paths         |     No paths         |     No paths                         
FCCC_0/GL1                                       FCCC_0/GL1                                       |     6.667            |     No paths         |     No paths         |     No paths                         
FCCC_0/GL2                                       FCCC_0/GL2                                       |     10.000           |     No paths         |     No paths         |     No paths                         
FCCC_0/GL2                                       led_blink|clkout_inferred_clock                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
led_blink|clkout_inferred_clock                  led_blink|clkout_inferred_clock                  |     10.000           |     No paths         |     No paths         |     No paths                         
fft_inpl_slowClock|divider_inferred_clock[2]     FCCC_0/GL0                                       |     No paths         |     No paths         |     No paths         |     Diff grp                         
fft_inpl_slowClock|divider_inferred_clock[2]     fft_inpl_slowClock|divider_inferred_clock[2]     |     No paths         |     10.000           |     No paths         |     No paths                         
=============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:FF_DONE
p:FF_TRI
p:RX
p:SW_output
p:TX
p:Wake_On_Change_SW
p:dout
p:led[0]
p:led[1]
p:pb0


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
