Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'dragonv5_main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx100-fgg676-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o dragonv5_main_map.ncd dragonv5_main.ngd
dragonv5_main.pcf 
Target Device  : xc6slx100
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : THU 29 MAR 21:51:54 2018

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal ETH_CRS connected to top level port ETH_CRS has been
   removed.
WARNING:MapLib:701 - Signal ETH_COL connected to top level port ETH_COL has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 8

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gm | SETUP       |    -0.115ns|     9.840ns|       1|         474
  ii_clk0" TS_OSC HIGH 50%                  | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v | SETUP       |     4.694ns|     2.805ns|       0|           0
  5_clkout0" TS_OSC / 1.06666667 HIGH 50%   | HOLD        |    -0.097ns|            |       8|         776
                                            | MINPERIOD   |     4.376ns|     3.124ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 5 | MINLOWPULSE |     2.660ns|     5.340ns|       0|           0
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_divclk = PERIOD TIMEGRP "adc_divcl | SETUP       |     3.754ns|     1.246ns|       0|           0
  k" TS_AD9222_DCO HIGH 50%                 | HOLD        |     0.026ns|            |       0|           0
                                            | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DC | MINPERIOD   |     4.075ns|     0.925ns|       0|           0
  O" 5 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" | MINPERIOD   |     4.182ns|     0.818ns|       0|           0
   TS_AD9222_DCO HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk | MINPERIOD   |     4.182ns|     0.818ns|       0|           0
  2" TS_AD9222_DCO HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_io | MINPERIOD   |     4.186ns|     0.814ns|       0|           0
  clk_inv" TS_AD9222_DCO PHASE 2.5 ns HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_i | MINPERIOD   |     4.186ns|     0.814ns|       0|           0
  oclk_inv2" TS_AD9222_DCO PHASE 2.5 ns HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v | SETUP       |     4.863ns|     5.274ns|       0|           0
  5_clkout1" TS_OSC / 0.533333333 HIGH 50%  | HOLD        |     0.004ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_1_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_0_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_2_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_3_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_4_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_6_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_7_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_5_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_9_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_10_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_10_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_8_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_12_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_12_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_13_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_13_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_11_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_11_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_14_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_14_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v | SETUP       |     6.518ns|     3.924ns|       0|           0
  5_clkout2" TS_OSC / 0.266666667 PHASE 7.5 | HOLD        |     0.413ns|            |       0|           0
   ns HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELA | SETUP       |    13.953ns|     1.047ns|       0|           0
  Y TO TIMEGRP "TO_drs_cfifo_progfull_ir_LD | HOLD        |     0.560ns|            |       0|           0
  C" TS_dcm_v5_clkout1 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_1_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_7_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_6_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_3_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_5_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_4_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_0_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_2_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" | MINLOWPULSE |    68.000ns|    32.000ns|       0|           0
   100 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm | MINPERIOD   |    23.270ns|     1.730ns|       0|           0
  _extclk_clkfx" TS_BP_EXTCLK / 4 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dc | SETUP       |    97.598ns|     2.402ns|       0|           0
  m_extclk_clk180" TS_BP_EXTCLK PHASE 50 ns | HOLD        |     0.257ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_0_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_1_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_2_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_3_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_5_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_6_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_4_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_7_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_OSC                         |      8.000ns|      5.340ns|      9.840ns|            0|            9|            0|   
   281607|
| TS_dcm_gmii_clk0              |      8.000ns|      9.840ns|          N/A|            1|            0|         2236|   
        0|
| TS_dcm_v5_clkout2             |     30.000ns|      3.924ns|          N/A|            0|            0|            2|   
        0|
| TS_dcm_v5_clkout0             |      7.500ns|      3.124ns|      1.030ns|            8|            0|       142487|   
       60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
| TS_dcm_v5_clkout1             |     15.000ns|      5.274ns|      1.047ns|            0|            0|       136754|   
       68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  DC                           |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      1.047ns|          N/A|            0|            0|            4|   
        0|
|  _LDC                         |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      1.730ns|            0|            0|            0|   
     1808|
| TS_adc_divclk                 |      5.000ns|      1.730ns|          N/A|            0|            0|         1808|   
        0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|   
        0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|   
        0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|   
        0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      6.920ns|            0|            0|            0|   
    41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|   
        0|
| TS_dcm_extclk_clk180          |    100.000ns|      2.402ns|      1.030ns|            0|            0|        41266|   
       32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|   
        0|
|  LDC                          |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

2 constraints not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 47 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b06abca2) REAL time: 1 mins 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b06abca2) REAL time: 1 mins 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b06abca2) REAL time: 1 mins 2 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7d6dc74a) REAL time: 3 mins 29 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7d6dc74a) REAL time: 3 mins 29 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7d6dc74a) REAL time: 3 mins 30 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7d6dc74a) REAL time: 3 mins 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7d6dc74a) REAL time: 3 mins 31 secs 

Phase 9.8  Global Placement
..........................
.................................................................................................................
...............................................................................................
......................................................................................................................................................................................
...................
Phase 9.8  Global Placement (Checksum:533abf87) REAL time: 6 mins 54 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:533abf87) REAL time: 6 mins 55 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e828cc28) REAL time: 7 mins 59 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e828cc28) REAL time: 8 mins 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7949dd46) REAL time: 8 mins 1 secs 

Total REAL time to Placer completion: 8 mins 45 secs 
Total CPU  time to Placer completion: 8 mins 33 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[2]_AND_862_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[1]_AND_794_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[5]_AND_856_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[4]_AND_788_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_DRS_DTAP[0]_AND_846_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_cfifo_progfull_AND_850_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[3]_AND_860_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[2]_AND_792_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[6]_AND_854_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[5]_AND_786_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net drs_trig is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[0]_AND_866_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[3]_AND_790_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[7]_AND_852_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[6]_AND_784_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[0]_AND_796_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[15]_AND_814_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[7]_AND_782_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[1]_AND_864_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[4]_AND_858_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM13_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM15_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM14_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM16_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM12_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1) port(s) with READ_FIRST mode
   has certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2) port(s) with READ_FIRST mode
   has certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   SPI_PROGRAM_B_PULLUP is set but the tri state is not configured. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                12,062 out of 126,576    9%
    Number used as Flip Flops:              12,018
    Number used as Latches:                     42
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     10,747 out of  63,288   16%
    Number used as logic:                    9,728 out of  63,288   15%
      Number using O6 output only:           6,265
      Number using O5 output only:             891
      Number using O5 and O6:                2,572
      Number used as ROM:                        0
    Number used as Memory:                     262 out of  15,616    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            4
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           194
        Number using O6 output only:            35
        Number using O5 output only:             0
        Number using O5 and O6:                159
    Number used exclusively as route-thrus:    757
      Number with same-slice register load:    689
      Number with same-slice carry load:        65
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 4,801 out of  15,822   30%
  Number of MUXCYs used:                     3,476 out of  31,644   10%
  Number of LUT Flip Flop pairs used:       14,494
    Number with an unused Flip Flop:         3,991 out of  14,494   27%
    Number with an unused LUT:               3,747 out of  14,494   25%
    Number of fully used LUT-FF pairs:       6,756 out of  14,494   46%
    Number of unique control sets:             835
    Number of slice register sites lost
      to control set restrictions:           2,571 out of 126,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       356 out of     480   74%
    Number of LOCed IOBs:                      356 out of     356  100%
    IOB Flip Flops:                             23
    IOB Master Pads:                            30
    IOB Slave Pads:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                        89 out of     268   33%
  Number of RAMB8BWERs:                          0 out of     536    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 7 out of      32   21%
    Number used as BUFIO2s:                      7
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             3 out of      32    9%
    Number used as BUFIO2FBs:                    3
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      11 out of      16   68%
    Number used as BUFGs:                       10
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     2 out of      12   16%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   9 out of     506    1%
    Number used as ILOGIC2s:                     9
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     506    0%
  Number of OLOGIC2/OSERDES2s:                  14 out of     506    2%
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  926 MB
Total REAL time to MAP completion:  9 mins 9 secs 
Total CPU time to MAP completion:   8 mins 48 secs 

Mapping completed.
See MAP report file "dragonv5_main_map.mrp" for details.
