Analysis & Elaboration report for Jiaotong_Lights
Sat Oct 15 11:12:12 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Oct 15 11:12:12 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Jiaotong_Lights                             ;
; Top-level Entity Name              ; Jiaotong_Lights                             ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Jiaotong_Lights    ; Jiaotong_Lights    ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Oct 15 11:12:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Jiaotong_Lights -c Jiaotong_Lights --analysis_and_elaboration
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file jiaotong_lights.vhd
    Info (12022): Found design unit 1: Jiaotong_Lights-bhv
    Info (12023): Found entity 1: Jiaotong_Lights
Info (12127): Elaborating entity "Jiaotong_Lights" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at Jiaotong_Lights.vhd(30): inferring latch(es) for signal or variable "mainroad_lights", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Jiaotong_Lights.vhd(30): inferring latch(es) for signal or variable "branchroad_lights", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Jiaotong_Lights.vhd(52): inferring latch(es) for signal or variable "mainroad_time", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Jiaotong_Lights.vhd(52): inferring latch(es) for signal or variable "branchroad_time", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "branchroad_time[0]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[1]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[2]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[3]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[4]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[5]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[6]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[7]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[8]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[9]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[10]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[11]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[12]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[13]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[14]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[15]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[16]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[17]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[18]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[19]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[20]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[21]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[22]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[23]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[24]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[25]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[26]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[27]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[28]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[29]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[30]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_time[31]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[0]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[1]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[2]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[3]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[4]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[5]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[6]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[7]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[8]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[9]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[10]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[11]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[12]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[13]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[14]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[15]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[16]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[17]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[18]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[19]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[20]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[21]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[22]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[23]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[24]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[25]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[26]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[27]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[28]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[29]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[30]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "mainroad_time[31]" at Jiaotong_Lights.vhd(57)
Info (10041): Inferred latch for "branchroad_lights[0]" at Jiaotong_Lights.vhd(30)
Info (10041): Inferred latch for "branchroad_lights[1]" at Jiaotong_Lights.vhd(30)
Info (10041): Inferred latch for "branchroad_lights[2]" at Jiaotong_Lights.vhd(30)
Info (10041): Inferred latch for "mainroad_lights[0]" at Jiaotong_Lights.vhd(30)
Info (10041): Inferred latch for "mainroad_lights[1]" at Jiaotong_Lights.vhd(30)
Info (10041): Inferred latch for "mainroad_lights[2]" at Jiaotong_Lights.vhd(30)
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 4702 megabytes
    Info: Processing ended: Sat Oct 15 11:12:12 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


