$date
	Mon May 20 17:05:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 8 ! OUT2 [7:0] $end
$var wire 8 " OUT1 [7:0] $end
$var reg 1 # CLK $end
$var reg 8 $ IN [7:0] $end
$var reg 3 % INADDRESS [2:0] $end
$var reg 3 & OUT1ADDRESS [2:0] $end
$var reg 3 ' OUT2ADDRESS [2:0] $end
$var reg 1 ( RESET $end
$var reg 1 ) WRITE $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 8 * IN [7:0] $end
$var wire 3 + INADDRESS [2:0] $end
$var wire 3 , OUT1ADDRESS [2:0] $end
$var wire 3 - OUT2ADDRESS [2:0] $end
$var wire 1 ( RESET $end
$var wire 1 ) WRITE $end
$var reg 8 . OUT1 [7:0] $end
$var reg 8 / OUT2 [7:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
bx /
bx .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b0 '
b0 &
b0 %
b0 $
0#
bx "
bx !
$end
#5
1#
#10
0#
1(
#15
b1000 0
1#
#18
b0 !
b0 /
b0 "
b0 .
#20
0#
0(
#25
1#
#30
0#
1)
b11 %
b11 +
b10101010 $
b10101010 *
#35
1#
#40
0#
0)
#45
1#
#50
0#
b11 &
b11 ,
#52
b10101010 "
b10101010 .
#55
1#
#60
0#
1)
b101 %
b101 +
b1010101 $
b1010101 *
#65
1#
#70
0#
0)
#75
1#
#80
0#
b101 '
b101 -
#82
b1010101 !
b1010101 /
#85
1#
#90
0#
1(
#95
b1000 0
1#
#98
b0 !
b0 /
b0 "
b0 .
#100
0#
0(
#105
1#
#110
0#
#115
1#
#120
0#
