# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 15\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUModifierSyntax.rst:3
msgid "Syntax of AMDGPU Instruction Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:11
msgid "The following notation is used throughout this document:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14
msgid "Notation"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14 ../../../AMDGPUModifierSyntax.rst:38
#: ../../../AMDGPUModifierSyntax.rst:63 ../../../AMDGPUModifierSyntax.rst:88
#: ../../../AMDGPUModifierSyntax.rst:114 ../../../AMDGPUModifierSyntax.rst:183
#: ../../../AMDGPUModifierSyntax.rst:201 ../../../AMDGPUModifierSyntax.rst:214
#: ../../../AMDGPUModifierSyntax.rst:227 ../../../AMDGPUModifierSyntax.rst:245
#: ../../../AMDGPUModifierSyntax.rst:269 ../../../AMDGPUModifierSyntax.rst:296
#: ../../../AMDGPUModifierSyntax.rst:323 ../../../AMDGPUModifierSyntax.rst:394
#: ../../../AMDGPUModifierSyntax.rst:435 ../../../AMDGPUModifierSyntax.rst:460
#: ../../../AMDGPUModifierSyntax.rst:480 ../../../AMDGPUModifierSyntax.rst:493
#: ../../../AMDGPUModifierSyntax.rst:506 ../../../AMDGPUModifierSyntax.rst:533
#: ../../../AMDGPUModifierSyntax.rst:548 ../../../AMDGPUModifierSyntax.rst:564
#: ../../../AMDGPUModifierSyntax.rst:596 ../../../AMDGPUModifierSyntax.rst:612
#: ../../../AMDGPUModifierSyntax.rst:625 ../../../AMDGPUModifierSyntax.rst:640
#: ../../../AMDGPUModifierSyntax.rst:656 ../../../AMDGPUModifierSyntax.rst:671
#: ../../../AMDGPUModifierSyntax.rst:686 ../../../AMDGPUModifierSyntax.rst:700
#: ../../../AMDGPUModifierSyntax.rst:713 ../../../AMDGPUModifierSyntax.rst:733
#: ../../../AMDGPUModifierSyntax.rst:750 ../../../AMDGPUModifierSyntax.rst:766
#: ../../../AMDGPUModifierSyntax.rst:779 ../../../AMDGPUModifierSyntax.rst:828
#: ../../../AMDGPUModifierSyntax.rst:904 ../../../AMDGPUModifierSyntax.rst:1051
#: ../../../AMDGPUModifierSyntax.rst:1074
#: ../../../AMDGPUModifierSyntax.rst:1101
#: ../../../AMDGPUModifierSyntax.rst:1130
#: ../../../AMDGPUModifierSyntax.rst:1154
#: ../../../AMDGPUModifierSyntax.rst:1181
#: ../../../AMDGPUModifierSyntax.rst:1222
#: ../../../AMDGPUModifierSyntax.rst:1259
#: ../../../AMDGPUModifierSyntax.rst:1301
#: ../../../AMDGPUModifierSyntax.rst:1328
#: ../../../AMDGPUModifierSyntax.rst:1359
#: ../../../AMDGPUModifierSyntax.rst:1386
#: ../../../AMDGPUModifierSyntax.rst:1406
#: ../../../AMDGPUModifierSyntax.rst:1442
#: ../../../AMDGPUModifierSyntax.rst:1463
#: ../../../AMDGPUModifierSyntax.rst:1478
#: ../../../AMDGPUModifierSyntax.rst:1497
#: ../../../AMDGPUModifierSyntax.rst:1538
#: ../../../AMDGPUModifierSyntax.rst:1572
#: ../../../AMDGPUModifierSyntax.rst:1602
#: ../../../AMDGPUModifierSyntax.rst:1639
#: ../../../AMDGPUModifierSyntax.rst:1661
#: ../../../AMDGPUModifierSyntax.rst:1694
#: ../../../AMDGPUModifierSyntax.rst:1722
#: ../../../AMDGPUModifierSyntax.rst:1780
#: ../../../AMDGPUModifierSyntax.rst:1813
#: ../../../AMDGPUModifierSyntax.rst:1851
#: ../../../AMDGPUModifierSyntax.rst:1889
#: ../../../AMDGPUModifierSyntax.rst:1943
#: ../../../AMDGPUModifierSyntax.rst:1975
#: ../../../AMDGPUModifierSyntax.rst:2018
#: ../../../AMDGPUModifierSyntax.rst:2035
#: ../../../AMDGPUModifierSyntax.rst:2052
#: ../../../AMDGPUModifierSyntax.rst:2078
msgid "Description"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "Any integer value in the range from 0 to N (inclusive)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "<x>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "Syntax and meaning of *x* is explained elsewhere."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:23
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:26
msgid "DS Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:31
msgid "offset0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:33
msgid "Specifies first 8-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:35 ../../../AMDGPUModifierSyntax.rst:60
msgid "Used with DS instructions that expect two addresses."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:38 ../../../AMDGPUModifierSyntax.rst:63
#: ../../../AMDGPUModifierSyntax.rst:88 ../../../AMDGPUModifierSyntax.rst:114
#: ../../../AMDGPUModifierSyntax.rst:183 ../../../AMDGPUModifierSyntax.rst:201
#: ../../../AMDGPUModifierSyntax.rst:214 ../../../AMDGPUModifierSyntax.rst:227
#: ../../../AMDGPUModifierSyntax.rst:245 ../../../AMDGPUModifierSyntax.rst:269
#: ../../../AMDGPUModifierSyntax.rst:296 ../../../AMDGPUModifierSyntax.rst:323
#: ../../../AMDGPUModifierSyntax.rst:394 ../../../AMDGPUModifierSyntax.rst:435
#: ../../../AMDGPUModifierSyntax.rst:460 ../../../AMDGPUModifierSyntax.rst:480
#: ../../../AMDGPUModifierSyntax.rst:493 ../../../AMDGPUModifierSyntax.rst:506
#: ../../../AMDGPUModifierSyntax.rst:533 ../../../AMDGPUModifierSyntax.rst:548
#: ../../../AMDGPUModifierSyntax.rst:564 ../../../AMDGPUModifierSyntax.rst:596
#: ../../../AMDGPUModifierSyntax.rst:612 ../../../AMDGPUModifierSyntax.rst:625
#: ../../../AMDGPUModifierSyntax.rst:640 ../../../AMDGPUModifierSyntax.rst:656
#: ../../../AMDGPUModifierSyntax.rst:671 ../../../AMDGPUModifierSyntax.rst:686
#: ../../../AMDGPUModifierSyntax.rst:700 ../../../AMDGPUModifierSyntax.rst:713
#: ../../../AMDGPUModifierSyntax.rst:733 ../../../AMDGPUModifierSyntax.rst:750
#: ../../../AMDGPUModifierSyntax.rst:766 ../../../AMDGPUModifierSyntax.rst:779
#: ../../../AMDGPUModifierSyntax.rst:828 ../../../AMDGPUModifierSyntax.rst:846
#: ../../../AMDGPUModifierSyntax.rst:871 ../../../AMDGPUModifierSyntax.rst:904
#: ../../../AMDGPUModifierSyntax.rst:923 ../../../AMDGPUModifierSyntax.rst:1051
#: ../../../AMDGPUModifierSyntax.rst:1074
#: ../../../AMDGPUModifierSyntax.rst:1101
#: ../../../AMDGPUModifierSyntax.rst:1130
#: ../../../AMDGPUModifierSyntax.rst:1154
#: ../../../AMDGPUModifierSyntax.rst:1181
#: ../../../AMDGPUModifierSyntax.rst:1222
#: ../../../AMDGPUModifierSyntax.rst:1259
#: ../../../AMDGPUModifierSyntax.rst:1301
#: ../../../AMDGPUModifierSyntax.rst:1328
#: ../../../AMDGPUModifierSyntax.rst:1359
#: ../../../AMDGPUModifierSyntax.rst:1386
#: ../../../AMDGPUModifierSyntax.rst:1406
#: ../../../AMDGPUModifierSyntax.rst:1442
#: ../../../AMDGPUModifierSyntax.rst:1463
#: ../../../AMDGPUModifierSyntax.rst:1478
#: ../../../AMDGPUModifierSyntax.rst:1497
#: ../../../AMDGPUModifierSyntax.rst:1538
#: ../../../AMDGPUModifierSyntax.rst:1572
#: ../../../AMDGPUModifierSyntax.rst:1602
#: ../../../AMDGPUModifierSyntax.rst:1639
#: ../../../AMDGPUModifierSyntax.rst:1661
#: ../../../AMDGPUModifierSyntax.rst:1694
#: ../../../AMDGPUModifierSyntax.rst:1722
#: ../../../AMDGPUModifierSyntax.rst:1780
#: ../../../AMDGPUModifierSyntax.rst:1813
#: ../../../AMDGPUModifierSyntax.rst:1851
#: ../../../AMDGPUModifierSyntax.rst:1889
#: ../../../AMDGPUModifierSyntax.rst:1943
#: ../../../AMDGPUModifierSyntax.rst:1975
#: ../../../AMDGPUModifierSyntax.rst:2018
#: ../../../AMDGPUModifierSyntax.rst:2035
#: ../../../AMDGPUModifierSyntax.rst:2052
#: ../../../AMDGPUModifierSyntax.rst:2078
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid "offset0:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40 ../../../AMDGPUModifierSyntax.rst:65
msgid ""
"Specifies an unsigned 8-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:45 ../../../AMDGPUModifierSyntax.rst:70
#: ../../../AMDGPUModifierSyntax.rst:95 ../../../AMDGPUModifierSyntax.rst:163
#: ../../../AMDGPUModifierSyntax.rst:252 ../../../AMDGPUModifierSyntax.rst:276
#: ../../../AMDGPUModifierSyntax.rst:303 ../../../AMDGPUModifierSyntax.rst:330
#: ../../../AMDGPUModifierSyntax.rst:419 ../../../AMDGPUModifierSyntax.rst:786
#: ../../../AMDGPUModifierSyntax.rst:884 ../../../AMDGPUModifierSyntax.rst:1018
#: ../../../AMDGPUModifierSyntax.rst:1058
#: ../../../AMDGPUModifierSyntax.rst:1081
#: ../../../AMDGPUModifierSyntax.rst:1135
#: ../../../AMDGPUModifierSyntax.rst:1201
#: ../../../AMDGPUModifierSyntax.rst:1239
#: ../../../AMDGPUModifierSyntax.rst:1280
#: ../../../AMDGPUModifierSyntax.rst:1310
#: ../../../AMDGPUModifierSyntax.rst:1340
#: ../../../AMDGPUModifierSyntax.rst:1369
#: ../../../AMDGPUModifierSyntax.rst:1543
#: ../../../AMDGPUModifierSyntax.rst:1583
#: ../../../AMDGPUModifierSyntax.rst:1612
#: ../../../AMDGPUModifierSyntax.rst:1671
#: ../../../AMDGPUModifierSyntax.rst:1704
#: ../../../AMDGPUModifierSyntax.rst:1739
#: ../../../AMDGPUModifierSyntax.rst:1791
#: ../../../AMDGPUModifierSyntax.rst:1824
#: ../../../AMDGPUModifierSyntax.rst:1862
#: ../../../AMDGPUModifierSyntax.rst:1900
#: ../../../AMDGPUModifierSyntax.rst:1952
#: ../../../AMDGPUModifierSyntax.rst:1984
#: ../../../AMDGPUModifierSyntax.rst:2087
msgid "Examples:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:56
msgid "offset1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:58
msgid "Specifies second 8-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:65
msgid "offset1:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:81
msgid "offset"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:83
msgid "Specifies a 16-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:85
msgid "Used with DS instructions that expect a single address."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90 ../../../AMDGPUModifierSyntax.rst:116
msgid "offset:{0..0xFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90
msgid ""
"Specifies an unsigned 16-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:106
msgid "swizzle pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:108
msgid ""
"This is a special modifier which may be used with *ds_swizzle_b32* "
"instruction only. It specifies a swizzle pattern in numeric or symbolic "
"form. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:111
msgid "See AMD documentation for more information."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:116
msgid "Specifies a 16-bit swizzle pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:117
msgid "offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:117
msgid "Specifies a quad permute mode pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:119
msgid "Each number is a lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:120
msgid "offset:swizzle(BITMASK_PERM, \"<mask>\")"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:120
msgid "Specifies a bitmask permute mode pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:122
msgid ""
"The pattern converts a 5-bit lane *id* to another lane *id* with which the "
"lane interacts."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:125
msgid ""
"*mask* is a 5 character sequence which specifies how to transform the bits "
"of the lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:129
msgid "The following characters are allowed:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:131
msgid "\"0\" - set bit to 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:133
msgid "\"1\" - set bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:135
msgid "\"p\" - preserve bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:137
msgid "\"i\" - inverse bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:139
msgid "offset:swizzle(BROADCAST,{2..32},{0..N})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:139 ../../../AMDGPUModifierSyntax.rst:2015
msgid "Specifies a broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:141
msgid "Broadcasts the value of any particular lane to all lanes in its group."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:144
msgid ""
"The first numeric parameter is a group size and must be equal to 2, 4, 8, 16 "
"or 32."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:147
msgid "The second numeric parameter is an index of the lane being broadcasted."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:150
msgid "The index must not exceed group size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:151
msgid "offset:swizzle(SWAP,{1..16})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:151
msgid "Specifies a swap mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:153
msgid "Swaps the neighboring groups of 1, 2, 4, 8 or 16 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:155
msgid "offset:swizzle(REVERSE,{2..32})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:155
msgid "Specifies a reverse mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:157
msgid "Reverses the lanes for groups of 2, 4, 8, 16 or 32 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:160 ../../../AMDGPUModifierSyntax.rst:1160
#: ../../../AMDGPUModifierSyntax.rst:1197
#: ../../../AMDGPUModifierSyntax.rst:1235
#: ../../../AMDGPUModifierSyntax.rst:1276
#: ../../../AMDGPUModifierSyntax.rst:1306
#: ../../../AMDGPUModifierSyntax.rst:1414
#: ../../../AMDGPUModifierSyntax.rst:1579
#: ../../../AMDGPUModifierSyntax.rst:1608
#: ../../../AMDGPUModifierSyntax.rst:1668
#: ../../../AMDGPUModifierSyntax.rst:1787
#: ../../../AMDGPUModifierSyntax.rst:1820
#: ../../../AMDGPUModifierSyntax.rst:1858
#: ../../../AMDGPUModifierSyntax.rst:1896
#: ../../../AMDGPUModifierSyntax.rst:1948
#: ../../../AMDGPUModifierSyntax.rst:1980
#: ../../../AMDGPUModifierSyntax.rst:2083
msgid ""
"Note: numeric values may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:178 ../../../AMDGPUModifierSyntax.rst:185
msgid "gds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:180
msgid "Specifies whether to use GDS or LDS memory (LDS is the default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:185
msgid "Use GDS memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:190
msgid "EXP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:195 ../../../AMDGPUModifierSyntax.rst:203
msgid "done"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:197
msgid ""
"Specifies if this is the last export from the shader to the target. By "
"default, *exp* instruction does not finish an export sequence."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:203
msgid "Indicates the last export operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:209 ../../../AMDGPUModifierSyntax.rst:216
msgid "compr"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:211
msgid ""
"Indicates if the data are compressed (data are not compressed by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:216
msgid "Data are compressed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:222 ../../../AMDGPUModifierSyntax.rst:229
msgid "vm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:224
msgid "Specifies valid mask flag state (off by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:229
msgid "Set valid mask flag."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:233
msgid "FLAT Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:238 ../../../AMDGPUModifierSyntax.rst:774
msgid "offset12"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:240 ../../../AMDGPUModifierSyntax.rst:776
msgid ""
"Specifies an immediate unsigned 12-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:242
msgid "Cannot be used with *global/scratch* opcodes. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:247
msgid "offset:{0..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:247 ../../../AMDGPUModifierSyntax.rst:781
msgid ""
"Specifies a 12-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:262
msgid "offset13s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:264
msgid ""
"Specifies an immediate signed 13-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:266
msgid "Can be used with *global/scratch* opcodes only. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:271
msgid "offset:{-4096..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:271
msgid ""
"Specifies a 13-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:287
msgid "offset12s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:289
msgid ""
"Specifies an immediate signed 12-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:291
msgid "Can be used with *global/scratch* opcodes only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:293 ../../../AMDGPUModifierSyntax.rst:320
#: ../../../AMDGPUModifierSyntax.rst:545 ../../../AMDGPUModifierSyntax.rst:593
#: ../../../AMDGPUModifierSyntax.rst:1109
#: ../../../AMDGPUModifierSyntax.rst:1119
#: ../../../AMDGPUModifierSyntax.rst:1151
#: ../../../AMDGPUModifierSyntax.rst:1403
#: ../../../AMDGPUModifierSyntax.rst:1599
msgid "GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:298
msgid "offset:{-2048..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:298
msgid ""
"Specifies a 12-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:314
msgid "offset11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:316
msgid ""
"Specifies an immediate unsigned 11-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:318
msgid "Cannot be used with *global/scratch* opcodes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:325
msgid "offset:{0..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:325
msgid ""
"Specifies an 11-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:338 ../../../AMDGPUModifierSyntax.rst:577
#: ../../../AMDGPUModifierSyntax.rst:587 ../../../AMDGPUModifierSyntax.rst:598
#: ../../../AMDGPUModifierSyntax.rst:809 ../../../AMDGPUModifierSyntax.rst:1039
msgid "dlc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:340 ../../../AMDGPUModifierSyntax.rst:579
#: ../../../AMDGPUModifierSyntax.rst:811 ../../../AMDGPUModifierSyntax.rst:1041
msgid "See a description :ref:`here<amdgpu_synid_dlc>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:343 ../../../AMDGPUModifierSyntax.rst:441
#: ../../../AMDGPUModifierSyntax.rst:604 ../../../AMDGPUModifierSyntax.rst:614
#: ../../../AMDGPUModifierSyntax.rst:794 ../../../AMDGPUModifierSyntax.rst:1029
msgid "glc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:345 ../../../AMDGPUModifierSyntax.rst:443
#: ../../../AMDGPUModifierSyntax.rst:796 ../../../AMDGPUModifierSyntax.rst:1031
msgid "See a description :ref:`here<amdgpu_synid_glc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:348 ../../../AMDGPUModifierSyntax.rst:620
#: ../../../AMDGPUModifierSyntax.rst:627 ../../../AMDGPUModifierSyntax.rst:804
msgid "lds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:350
msgid "See a description :ref:`here<amdgpu_synid_lds>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:353 ../../../AMDGPUModifierSyntax.rst:446
#: ../../../AMDGPUModifierSyntax.rst:649 ../../../AMDGPUModifierSyntax.rst:658
#: ../../../AMDGPUModifierSyntax.rst:799
msgid "slc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:355 ../../../AMDGPUModifierSyntax.rst:448
#: ../../../AMDGPUModifierSyntax.rst:801
msgid "See a description :ref:`here<amdgpu_synid_slc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:358 ../../../AMDGPUModifierSyntax.rst:468
#: ../../../AMDGPUModifierSyntax.rst:664 ../../../AMDGPUModifierSyntax.rst:673
#: ../../../AMDGPUModifierSyntax.rst:814
msgid "tfe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:360 ../../../AMDGPUModifierSyntax.rst:470
#: ../../../AMDGPUModifierSyntax.rst:816
msgid "See a description :ref:`here<amdgpu_synid_tfe>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:363 ../../../AMDGPUModifierSyntax.rst:633
#: ../../../AMDGPUModifierSyntax.rst:642 ../../../AMDGPUModifierSyntax.rst:1034
msgid "nv"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:365
msgid "See a description :ref:`here<amdgpu_synid_nv>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:368 ../../../AMDGPUModifierSyntax.rst:679
#: ../../../AMDGPUModifierSyntax.rst:688
msgid "sc0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:370
msgid "See a description :ref:`here<amdgpu_synid_sc0>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:373 ../../../AMDGPUModifierSyntax.rst:694
#: ../../../AMDGPUModifierSyntax.rst:702
msgid "sc1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:375
msgid "See a description :ref:`here<amdgpu_synid_sc1>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:378 ../../../AMDGPUModifierSyntax.rst:708
#: ../../../AMDGPUModifierSyntax.rst:715
msgid "nt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:380
msgid "See a description :ref:`here<amdgpu_synid_nt>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:383
msgid "MIMG Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:388
msgid "dmask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:390
msgid ""
"Specifies which channels (image components) are used by the operation. By "
"default, no channels are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:396
msgid "dmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:396
msgid ""
"Specifies image channels as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:400
msgid "Each bit corresponds to one of 4 image components (RGBA)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:402
msgid ""
"If the specified bit value is 0, the component is not used, value 1 means "
"that the component is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:406
msgid "This modifier has some limitations depending on instruction kind:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:409
msgid "Instruction Kind"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:409
msgid "Valid dmask Values"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:411
msgid "32-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:411 ../../../AMDGPUModifierSyntax.rst:414
msgid "0x3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:412
msgid "32-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:412
msgid "0x1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:413
msgid "64-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:413
msgid "0xF"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:414
msgid "64-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:415
msgid "*gather4*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:415
msgid "0x1, 0x2, 0x4, 0x8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:416
msgid "Other instructions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:416
msgid "any value"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:430 ../../../AMDGPUModifierSyntax.rst:437
msgid "unorm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:432
msgid ""
"Specifies whether the address is normalized or not (the address is "
"normalized by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:437
msgid "Force the address to be unnormalized."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:453 ../../../AMDGPUModifierSyntax.rst:462
msgid "r128"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:455
msgid "Specifies texture resource size. The default size is 256 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:457
msgid "GFX7, GFX8 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:462
msgid "Specifies 128 bits texture resource size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:465
msgid ""
"Using this modifier should decrease *rsrc* operand size from 8 to 4 dwords, "
"but assembler does not currently support this feature."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:475 ../../../AMDGPUModifierSyntax.rst:482
msgid "lwe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:477
msgid "Specifies LOD warning status (LOD warning is disabled by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:482
msgid "Enables LOD warning."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:488 ../../../AMDGPUModifierSyntax.rst:495
msgid "da"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:490
msgid ""
"Specifies if an array index must be sent to TA. By default, array index is "
"not sent."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:495
msgid "Send an array-index to TA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:501 ../../../AMDGPUModifierSyntax.rst:508
msgid "d16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:503
msgid ""
"Specifies data size: 16 or 32 bits (32 bits by default). Not supported by "
"GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:508
msgid "Enables 16-bits data mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:510
msgid ""
"On loads, convert data in memory to 16-bit format before storing it in VGPRs."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:513
msgid ""
"For stores, convert 16-bit data in VGPRs to 32 bits before going to memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:516
msgid ""
"Note that GFX8.0 does not support data packing. Each 16-bit data element "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:519
msgid ""
"GFX8.1, GFX9 and GFX10 support data packing. Each pair of 16-bit data "
"elements occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:527 ../../../AMDGPUModifierSyntax.rst:535
msgid "a16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:529
msgid ""
"Specifies size of image address components: 16 or 32 bits (32 bits by "
"default). GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:535
msgid "Enables 16-bits image address components."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:541
msgid "dim"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:543
msgid ""
"Specifies surface dimension. This is a mandatory modifier. There is no "
"default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:550
msgid "dim:1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:550 ../../../AMDGPUModifierSyntax.rst:566
msgid "One-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:551
msgid "dim:2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:551 ../../../AMDGPUModifierSyntax.rst:567
msgid "Two-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:552
msgid "dim:3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:552 ../../../AMDGPUModifierSyntax.rst:568
msgid "Three-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:553
msgid "dim:CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:553 ../../../AMDGPUModifierSyntax.rst:569
msgid "Cubemap array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:554
msgid "dim:1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:554 ../../../AMDGPUModifierSyntax.rst:570
msgid "One-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:555
msgid "dim:2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:555 ../../../AMDGPUModifierSyntax.rst:571
msgid "Two-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:556
msgid "dim:2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:556 ../../../AMDGPUModifierSyntax.rst:572
msgid "Two-dimensional multi-sample auto-aliasing image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:557
msgid "dim:2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:557 ../../../AMDGPUModifierSyntax.rst:573
msgid "Two-dimensional multi-sample auto-aliasing image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:560
msgid ""
"The following table defines an alternative syntax which is supported for "
"compatibility with SP3 assembler:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:566
msgid "dim:SQ_RSRC_IMG_1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:567
msgid "dim:SQ_RSRC_IMG_2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:568
msgid "dim:SQ_RSRC_IMG_3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:569
msgid "dim:SQ_RSRC_IMG_CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:570
msgid "dim:SQ_RSRC_IMG_1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:571
msgid "dim:SQ_RSRC_IMG_2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:572
msgid "dim:SQ_RSRC_IMG_2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:573
msgid "dim:SQ_RSRC_IMG_2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:582
msgid "Miscellaneous Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:589
msgid ""
"Controls device level cache policy for memory operations. Used for "
"synchronization. When specified, forces operation to bypass device level "
"cache making the operation device level coherent. By default, instructions "
"use device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:598
msgid "Bypass device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:606
msgid ""
"This modifier has different meaning for loads, stores, and atomic "
"operations. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:609 ../../../AMDGPUModifierSyntax.rst:653
#: ../../../AMDGPUModifierSyntax.rst:668
msgid "See AMD documentation for details."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:614
msgid "Set glc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:622
msgid "Specifies where to store the result: VGPRs or LDS (VGPRs by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:627
msgid "Store result in LDS."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:635
msgid ""
"Specifies if instruction is operating on non-volatile memory. By default, "
"memory is volatile."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:637
msgid "GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:642
msgid "Indicates that instruction operates on non-volatile memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:651
msgid "Specifies cache policy. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:658
msgid "Set slc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:666
msgid ""
"Controls access to partially resident textures. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:673
msgid "Set tfe bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:681
msgid ""
"For atomics, sc0 indicates that the atomic operation returns a value. For "
"other opcodes is is used together with :ref:`sc1<amdgpu_synid_sc1>` to "
"specify cache policy. See AMD documentation for details."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:688
msgid "Set sc0 bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:696
msgid ""
"This modifier is used together with :ref:`sc0<amdgpu_synid_sc0>` to specify "
"cache policy."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:702
msgid "Set sc1 bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:710
msgid "Indicates an operation with non-temporal data."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:715
msgid "Set nt bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:719
msgid "MUBUF/MTBUF Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:724 ../../../AMDGPUModifierSyntax.rst:735
msgid "idxen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:726
msgid ""
"Specifies whether address components include an index. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:728
msgid "Can be used together with :ref:`offen<amdgpu_synid_offen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:730 ../../../AMDGPUModifierSyntax.rst:747
msgid "Cannot be used with :ref:`addr64<amdgpu_synid_addr64>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:735
msgid "Address components include an index."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:741 ../../../AMDGPUModifierSyntax.rst:752
msgid "offen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:743
msgid ""
"Specifies whether address components include an offset. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:745
msgid "Can be used together with :ref:`idxen<amdgpu_synid_idxen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:752
msgid "Address components include an offset."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:758 ../../../AMDGPUModifierSyntax.rst:768
msgid "addr64"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:760
msgid ""
"Specifies whether a 64-bit address is used. By default, no address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:762
msgid ""
"GFX7 only. Cannot be used with :ref:`offen<amdgpu_synid_offen>` and :ref:"
"`idxen<amdgpu_synid_idxen>` modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:768
msgid "A 64-bit address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:781
msgid "offset:{0..0xFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:806
msgid "See a description :ref:`here<amdgpu_synid_lds>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:821
msgid "fmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:823
msgid ""
"Specifies data and numeric formats used by the operation. The default "
"numeric format is BUF_NUM_FORMAT_UNORM. The default data format is "
"BUF_DATA_FORMAT_8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:830 ../../../AMDGPUModifierSyntax.rst:906
msgid "format:{0..127}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:830
msgid ""
"Use format specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:833
msgid "format:[<data format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:833
msgid "Use the specified data format and default numeric format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:835
msgid "format:[<numeric format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:835
msgid "Use the specified numeric format and default data format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:837
msgid "format:[<data format>, <numeric format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:837 ../../../AMDGPUModifierSyntax.rst:838
msgid "Use the specified data and numeric formats."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:838
msgid "format:[<numeric format>, <data format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:843
msgid "Supported data formats are defined in the following table:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:846 ../../../AMDGPUModifierSyntax.rst:871
msgid "Note"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:848 ../../../AMDGPUModifierSyntax.rst:925
msgid "BUF_DATA_FORMAT_INVALID"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:849 ../../../AMDGPUModifierSyntax.rst:927
#: ../../../AMDGPUModifierSyntax.rst:928 ../../../AMDGPUModifierSyntax.rst:929
#: ../../../AMDGPUModifierSyntax.rst:930 ../../../AMDGPUModifierSyntax.rst:931
#: ../../../AMDGPUModifierSyntax.rst:932
msgid "BUF_DATA_FORMAT_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:849 ../../../AMDGPUModifierSyntax.rst:873
msgid "Default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:850 ../../../AMDGPUModifierSyntax.rst:934
#: ../../../AMDGPUModifierSyntax.rst:935 ../../../AMDGPUModifierSyntax.rst:936
#: ../../../AMDGPUModifierSyntax.rst:937 ../../../AMDGPUModifierSyntax.rst:938
#: ../../../AMDGPUModifierSyntax.rst:939 ../../../AMDGPUModifierSyntax.rst:940
msgid "BUF_DATA_FORMAT_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:851 ../../../AMDGPUModifierSyntax.rst:942
#: ../../../AMDGPUModifierSyntax.rst:943 ../../../AMDGPUModifierSyntax.rst:944
#: ../../../AMDGPUModifierSyntax.rst:945 ../../../AMDGPUModifierSyntax.rst:946
#: ../../../AMDGPUModifierSyntax.rst:947
msgid "BUF_DATA_FORMAT_8_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:852 ../../../AMDGPUModifierSyntax.rst:949
#: ../../../AMDGPUModifierSyntax.rst:950 ../../../AMDGPUModifierSyntax.rst:951
msgid "BUF_DATA_FORMAT_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:853 ../../../AMDGPUModifierSyntax.rst:953
#: ../../../AMDGPUModifierSyntax.rst:954 ../../../AMDGPUModifierSyntax.rst:955
#: ../../../AMDGPUModifierSyntax.rst:956 ../../../AMDGPUModifierSyntax.rst:957
#: ../../../AMDGPUModifierSyntax.rst:958 ../../../AMDGPUModifierSyntax.rst:959
msgid "BUF_DATA_FORMAT_16_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:854 ../../../AMDGPUModifierSyntax.rst:961
#: ../../../AMDGPUModifierSyntax.rst:962 ../../../AMDGPUModifierSyntax.rst:963
#: ../../../AMDGPUModifierSyntax.rst:964 ../../../AMDGPUModifierSyntax.rst:965
#: ../../../AMDGPUModifierSyntax.rst:966 ../../../AMDGPUModifierSyntax.rst:967
msgid "BUF_DATA_FORMAT_10_11_11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:855 ../../../AMDGPUModifierSyntax.rst:969
#: ../../../AMDGPUModifierSyntax.rst:970 ../../../AMDGPUModifierSyntax.rst:971
#: ../../../AMDGPUModifierSyntax.rst:972 ../../../AMDGPUModifierSyntax.rst:973
#: ../../../AMDGPUModifierSyntax.rst:974 ../../../AMDGPUModifierSyntax.rst:975
msgid "BUF_DATA_FORMAT_11_11_10"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:856 ../../../AMDGPUModifierSyntax.rst:977
#: ../../../AMDGPUModifierSyntax.rst:978 ../../../AMDGPUModifierSyntax.rst:979
#: ../../../AMDGPUModifierSyntax.rst:980 ../../../AMDGPUModifierSyntax.rst:981
#: ../../../AMDGPUModifierSyntax.rst:982
msgid "BUF_DATA_FORMAT_10_10_10_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:857 ../../../AMDGPUModifierSyntax.rst:984
#: ../../../AMDGPUModifierSyntax.rst:985 ../../../AMDGPUModifierSyntax.rst:986
#: ../../../AMDGPUModifierSyntax.rst:987 ../../../AMDGPUModifierSyntax.rst:988
#: ../../../AMDGPUModifierSyntax.rst:989
msgid "BUF_DATA_FORMAT_2_10_10_10"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:858 ../../../AMDGPUModifierSyntax.rst:991
#: ../../../AMDGPUModifierSyntax.rst:992 ../../../AMDGPUModifierSyntax.rst:993
#: ../../../AMDGPUModifierSyntax.rst:994 ../../../AMDGPUModifierSyntax.rst:995
#: ../../../AMDGPUModifierSyntax.rst:996
msgid "BUF_DATA_FORMAT_8_8_8_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:859 ../../../AMDGPUModifierSyntax.rst:998
#: ../../../AMDGPUModifierSyntax.rst:999 ../../../AMDGPUModifierSyntax.rst:1000
msgid "BUF_DATA_FORMAT_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:860 ../../../AMDGPUModifierSyntax.rst:1002
#: ../../../AMDGPUModifierSyntax.rst:1003
#: ../../../AMDGPUModifierSyntax.rst:1004
#: ../../../AMDGPUModifierSyntax.rst:1005
#: ../../../AMDGPUModifierSyntax.rst:1006
#: ../../../AMDGPUModifierSyntax.rst:1007
#: ../../../AMDGPUModifierSyntax.rst:1008
msgid "BUF_DATA_FORMAT_16_16_16_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:861 ../../../AMDGPUModifierSyntax.rst:1010
#: ../../../AMDGPUModifierSyntax.rst:1011
#: ../../../AMDGPUModifierSyntax.rst:1012
msgid "BUF_DATA_FORMAT_32_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:862 ../../../AMDGPUModifierSyntax.rst:1013
#: ../../../AMDGPUModifierSyntax.rst:1014
#: ../../../AMDGPUModifierSyntax.rst:1015
msgid "BUF_DATA_FORMAT_32_32_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:863
msgid "BUF_DATA_FORMAT_RESERVED_15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:868
msgid "Supported numeric formats are defined below:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:873 ../../../AMDGPUModifierSyntax.rst:925
#: ../../../AMDGPUModifierSyntax.rst:927 ../../../AMDGPUModifierSyntax.rst:934
#: ../../../AMDGPUModifierSyntax.rst:942 ../../../AMDGPUModifierSyntax.rst:953
#: ../../../AMDGPUModifierSyntax.rst:961 ../../../AMDGPUModifierSyntax.rst:969
#: ../../../AMDGPUModifierSyntax.rst:977 ../../../AMDGPUModifierSyntax.rst:984
#: ../../../AMDGPUModifierSyntax.rst:991 ../../../AMDGPUModifierSyntax.rst:1002
msgid "BUF_NUM_FORMAT_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:874 ../../../AMDGPUModifierSyntax.rst:928
#: ../../../AMDGPUModifierSyntax.rst:935 ../../../AMDGPUModifierSyntax.rst:943
#: ../../../AMDGPUModifierSyntax.rst:954 ../../../AMDGPUModifierSyntax.rst:962
#: ../../../AMDGPUModifierSyntax.rst:970 ../../../AMDGPUModifierSyntax.rst:978
#: ../../../AMDGPUModifierSyntax.rst:985 ../../../AMDGPUModifierSyntax.rst:992
#: ../../../AMDGPUModifierSyntax.rst:1003
msgid "BUF_NUM_FORMAT_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:875 ../../../AMDGPUModifierSyntax.rst:929
#: ../../../AMDGPUModifierSyntax.rst:936 ../../../AMDGPUModifierSyntax.rst:944
#: ../../../AMDGPUModifierSyntax.rst:955 ../../../AMDGPUModifierSyntax.rst:963
#: ../../../AMDGPUModifierSyntax.rst:971 ../../../AMDGPUModifierSyntax.rst:979
#: ../../../AMDGPUModifierSyntax.rst:986 ../../../AMDGPUModifierSyntax.rst:993
#: ../../../AMDGPUModifierSyntax.rst:1004
msgid "BUF_NUM_FORMAT_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:876 ../../../AMDGPUModifierSyntax.rst:930
#: ../../../AMDGPUModifierSyntax.rst:937 ../../../AMDGPUModifierSyntax.rst:945
#: ../../../AMDGPUModifierSyntax.rst:956 ../../../AMDGPUModifierSyntax.rst:964
#: ../../../AMDGPUModifierSyntax.rst:972 ../../../AMDGPUModifierSyntax.rst:980
#: ../../../AMDGPUModifierSyntax.rst:987 ../../../AMDGPUModifierSyntax.rst:994
#: ../../../AMDGPUModifierSyntax.rst:1005
msgid "BUF_NUM_FORMAT_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:877 ../../../AMDGPUModifierSyntax.rst:931
#: ../../../AMDGPUModifierSyntax.rst:938 ../../../AMDGPUModifierSyntax.rst:946
#: ../../../AMDGPUModifierSyntax.rst:949 ../../../AMDGPUModifierSyntax.rst:957
#: ../../../AMDGPUModifierSyntax.rst:965 ../../../AMDGPUModifierSyntax.rst:973
#: ../../../AMDGPUModifierSyntax.rst:981 ../../../AMDGPUModifierSyntax.rst:988
#: ../../../AMDGPUModifierSyntax.rst:995 ../../../AMDGPUModifierSyntax.rst:998
#: ../../../AMDGPUModifierSyntax.rst:1006
#: ../../../AMDGPUModifierSyntax.rst:1010
#: ../../../AMDGPUModifierSyntax.rst:1013
msgid "BUF_NUM_FORMAT_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:878 ../../../AMDGPUModifierSyntax.rst:932
#: ../../../AMDGPUModifierSyntax.rst:939 ../../../AMDGPUModifierSyntax.rst:947
#: ../../../AMDGPUModifierSyntax.rst:950 ../../../AMDGPUModifierSyntax.rst:958
#: ../../../AMDGPUModifierSyntax.rst:966 ../../../AMDGPUModifierSyntax.rst:974
#: ../../../AMDGPUModifierSyntax.rst:982 ../../../AMDGPUModifierSyntax.rst:989
#: ../../../AMDGPUModifierSyntax.rst:996 ../../../AMDGPUModifierSyntax.rst:999
#: ../../../AMDGPUModifierSyntax.rst:1007
#: ../../../AMDGPUModifierSyntax.rst:1011
#: ../../../AMDGPUModifierSyntax.rst:1014
msgid "BUF_NUM_FORMAT_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:879
msgid "BUF_NUM_FORMAT_SNORM_OGL"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:879
msgid "GFX7 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:880
msgid "BUF_NUM_FORMAT_RESERVED_6"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:880
msgid "GFX8 and GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:881 ../../../AMDGPUModifierSyntax.rst:940
#: ../../../AMDGPUModifierSyntax.rst:951 ../../../AMDGPUModifierSyntax.rst:959
#: ../../../AMDGPUModifierSyntax.rst:967 ../../../AMDGPUModifierSyntax.rst:975
#: ../../../AMDGPUModifierSyntax.rst:1000
#: ../../../AMDGPUModifierSyntax.rst:1008
#: ../../../AMDGPUModifierSyntax.rst:1012
#: ../../../AMDGPUModifierSyntax.rst:1015
msgid "BUF_NUM_FORMAT_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:897
msgid "ufmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:899
msgid ""
"Specifies a unified format used by the operation. The default format is "
"BUF_FMT_8_UNORM. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:906
msgid ""
"Use unified format specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`. Note that unified format "
"numbers are not compatible with format numbers used for pre-GFX10 ISA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:911
msgid "format:[<unified format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:911
msgid "Use the specified unified format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:914
msgid ""
"Unified format is a replacement for :ref:`data<amdgpu_synid_format_data>` "
"and :ref:`numeric<amdgpu_synid_format_num>` formats. For compatibility with "
"older ISA, :ref:`syntax with data and numeric formats<amdgpu_synid_fmt>` is "
"still accepted provided that the combination of formats can be mapped to a "
"unified format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:919
msgid ""
"Supported unified formats and equivalent combinations of data and numeric "
"formats are defined below:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:923
msgid "Equivalent Data Format"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:923
msgid "Equivalent Numeric Format"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:925
msgid "BUF_FMT_INVALID"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:927
msgid "BUF_FMT_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:928
msgid "BUF_FMT_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:929
msgid "BUF_FMT_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:930
msgid "BUF_FMT_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:931
msgid "BUF_FMT_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:932
msgid "BUF_FMT_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:934
msgid "BUF_FMT_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:935
msgid "BUF_FMT_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:936
msgid "BUF_FMT_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:937
msgid "BUF_FMT_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:938
msgid "BUF_FMT_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:939
msgid "BUF_FMT_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:940
msgid "BUF_FMT_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:942
msgid "BUF_FMT_8_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:943
msgid "BUF_FMT_8_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:944
msgid "BUF_FMT_8_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:945
msgid "BUF_FMT_8_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:946
msgid "BUF_FMT_8_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:947
msgid "BUF_FMT_8_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:949
msgid "BUF_FMT_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:950
msgid "BUF_FMT_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:951
msgid "BUF_FMT_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:953
msgid "BUF_FMT_16_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:954
msgid "BUF_FMT_16_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:955
msgid "BUF_FMT_16_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:956
msgid "BUF_FMT_16_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:957
msgid "BUF_FMT_16_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:958
msgid "BUF_FMT_16_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:959
msgid "BUF_FMT_16_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:961
msgid "BUF_FMT_10_11_11_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:962
msgid "BUF_FMT_10_11_11_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:963
msgid "BUF_FMT_10_11_11_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:964
msgid "BUF_FMT_10_11_11_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:965
msgid "BUF_FMT_10_11_11_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:966
msgid "BUF_FMT_10_11_11_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:967
msgid "BUF_FMT_10_11_11_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:969
msgid "BUF_FMT_11_11_10_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:970
msgid "BUF_FMT_11_11_10_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:971
msgid "BUF_FMT_11_11_10_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:972
msgid "BUF_FMT_11_11_10_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:973
msgid "BUF_FMT_11_11_10_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:974
msgid "BUF_FMT_11_11_10_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:975
msgid "BUF_FMT_11_11_10_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:977
msgid "BUF_FMT_10_10_10_2_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:978
msgid "BUF_FMT_10_10_10_2_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:979
msgid "BUF_FMT_10_10_10_2_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:980
msgid "BUF_FMT_10_10_10_2_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:981
msgid "BUF_FMT_10_10_10_2_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:982
msgid "BUF_FMT_10_10_10_2_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:984
msgid "BUF_FMT_2_10_10_10_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:985
msgid "BUF_FMT_2_10_10_10_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:986
msgid "BUF_FMT_2_10_10_10_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:987
msgid "BUF_FMT_2_10_10_10_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:988
msgid "BUF_FMT_2_10_10_10_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:989
msgid "BUF_FMT_2_10_10_10_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:991
msgid "BUF_FMT_8_8_8_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:992
msgid "BUF_FMT_8_8_8_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:993
msgid "BUF_FMT_8_8_8_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:994
msgid "BUF_FMT_8_8_8_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:995
msgid "BUF_FMT_8_8_8_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:996
msgid "BUF_FMT_8_8_8_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:998
msgid "BUF_FMT_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:999
msgid "BUF_FMT_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1000
msgid "BUF_FMT_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1002
msgid "BUF_FMT_16_16_16_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1003
msgid "BUF_FMT_16_16_16_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1004
msgid "BUF_FMT_16_16_16_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1005
msgid "BUF_FMT_16_16_16_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1006
msgid "BUF_FMT_16_16_16_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1007
msgid "BUF_FMT_16_16_16_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1008
msgid "BUF_FMT_16_16_16_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1010
msgid "BUF_FMT_32_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1011
msgid "BUF_FMT_32_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1012
msgid "BUF_FMT_32_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1013
msgid "BUF_FMT_32_32_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1014
msgid "BUF_FMT_32_32_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1015
msgid "BUF_FMT_32_32_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1026
msgid "SMRD/SMEM Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1036
msgid "See a description :ref:`here<amdgpu_synid_nv>`. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1046
msgid "offset20u"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1048
msgid "Specifies an unsigned 20-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
msgid "offset:{0..0xFFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
msgid ""
"Specifies an offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1069
msgid "offset21s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1071
msgid "Specifies a signed 21-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1076
msgid "offset:{-0x100000..0xFFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1076
msgid ""
"Specifies an offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1090
msgid "VINTRP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1095
#: ../../../AMDGPUModifierSyntax.rst:1103
msgid "high"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1097
msgid ""
"Specifies which half of the LDS word to use. Low half of LDS word is used by "
"default. GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1103
msgid "Use high half of LDS word."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1107
msgid "DPP8 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1114
msgid "dpp8_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1116
msgid ""
"Selects which lanes to pull data from, within a group of 8 lanes. This is a "
"mandatory modifier. There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1121
msgid ""
"The *dpp8_sel* modifier must specify exactly 8 values. First value selects "
"which lane to read from to supply data into lane 0. Second value controls "
"lane 1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1125
msgid ""
"Each value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1132
msgid "dpp8:[{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1132
msgid "Select lanes to read from."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1145
#: ../../../AMDGPUModifierSyntax.rst:1397
msgid "fi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1147
msgid ""
"Controls interaction with inactive lanes for *dpp8* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1149
#: ../../../AMDGPUModifierSyntax.rst:1401
msgid ""
"Note: *inactive* lanes are those whose :ref:`exec<amdgpu_synid_exec>` mask "
"bit is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1156
#: ../../../AMDGPUModifierSyntax.rst:1408
msgid "fi:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1156
msgid "Fetch zero when accessing data from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1157
#: ../../../AMDGPUModifierSyntax.rst:1411
msgid "fi:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1157
#: ../../../AMDGPUModifierSyntax.rst:1411
msgid "Fetch pre-exist values from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1164
msgid "DPP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1166
#: ../../../AMDGPUModifierSyntax.rst:1420
#: ../../../AMDGPUModifierSyntax.rst:1515
msgid "GFX8, GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1171
msgid "dpp_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1173
#: ../../../AMDGPUModifierSyntax.rst:1213
#: ../../../AMDGPUModifierSyntax.rst:1251
#: ../../../AMDGPUModifierSyntax.rst:1293
msgid ""
"Specifies how data are shared between threads. This is a mandatory modifier. "
"There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1176
msgid ""
"GFX8 and GFX9 only. Use :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` for GFX10."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1178
#: ../../../AMDGPUModifierSyntax.rst:1256
#: ../../../AMDGPUModifierSyntax.rst:1298
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four *banks*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1183
#: ../../../AMDGPUModifierSyntax.rst:1224
#: ../../../AMDGPUModifierSyntax.rst:1261
msgid "quad_perm:[{0..3},{0..3},{0..3},{0..3}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1183
#: ../../../AMDGPUModifierSyntax.rst:1224
#: ../../../AMDGPUModifierSyntax.rst:1261
msgid "Full permute of 4 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1184
#: ../../../AMDGPUModifierSyntax.rst:1225
#: ../../../AMDGPUModifierSyntax.rst:1262
msgid "row_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1184
#: ../../../AMDGPUModifierSyntax.rst:1225
#: ../../../AMDGPUModifierSyntax.rst:1262
msgid "Mirror threads within row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1185
#: ../../../AMDGPUModifierSyntax.rst:1226
#: ../../../AMDGPUModifierSyntax.rst:1263
msgid "row_half_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1185
#: ../../../AMDGPUModifierSyntax.rst:1226
#: ../../../AMDGPUModifierSyntax.rst:1263
msgid "Mirror threads within 1/2 row (8 threads)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1186
#: ../../../AMDGPUModifierSyntax.rst:1264
msgid "row_bcast:15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1186
#: ../../../AMDGPUModifierSyntax.rst:1264
msgid "Broadcast 15th thread of each row to next row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1187
#: ../../../AMDGPUModifierSyntax.rst:1265
msgid "row_bcast:31"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1187
#: ../../../AMDGPUModifierSyntax.rst:1265
msgid "Broadcast thread 31 to rows 2 and 3."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1188
#: ../../../AMDGPUModifierSyntax.rst:1266
msgid "wave_shl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1188
#: ../../../AMDGPUModifierSyntax.rst:1266
msgid "Wavefront left shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1189
#: ../../../AMDGPUModifierSyntax.rst:1267
msgid "wave_rol:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1189
#: ../../../AMDGPUModifierSyntax.rst:1267
msgid "Wavefront left rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1190
#: ../../../AMDGPUModifierSyntax.rst:1268
msgid "wave_shr:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1190
#: ../../../AMDGPUModifierSyntax.rst:1268
msgid "Wavefront right shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1191
#: ../../../AMDGPUModifierSyntax.rst:1269
msgid "wave_ror:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1191
#: ../../../AMDGPUModifierSyntax.rst:1269
msgid "Wavefront right rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1192
#: ../../../AMDGPUModifierSyntax.rst:1230
#: ../../../AMDGPUModifierSyntax.rst:1270
msgid "row_shl:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1192
#: ../../../AMDGPUModifierSyntax.rst:1230
#: ../../../AMDGPUModifierSyntax.rst:1270
msgid "Row shift left by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1193
#: ../../../AMDGPUModifierSyntax.rst:1231
#: ../../../AMDGPUModifierSyntax.rst:1271
msgid "row_shr:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1193
#: ../../../AMDGPUModifierSyntax.rst:1231
#: ../../../AMDGPUModifierSyntax.rst:1271
msgid "Row shift right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1194
#: ../../../AMDGPUModifierSyntax.rst:1232
#: ../../../AMDGPUModifierSyntax.rst:1272
msgid "row_ror:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1194
#: ../../../AMDGPUModifierSyntax.rst:1232
#: ../../../AMDGPUModifierSyntax.rst:1272
msgid "Row rotate right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1211
msgid "dpp16_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1216
msgid ""
"GFX10 only. Use :ref:`dpp_ctrl<amdgpu_synid_dpp_ctrl>` for GFX8 and GFX9."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1218
#: ../../../AMDGPUModifierSyntax.rst:1324
#: ../../../AMDGPUModifierSyntax.rst:1355
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four "
"*banks*. (There are only two rows in *wave32* mode.)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1227
msgid "row_share:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1227
msgid "Share the value from the specified lane with other lanes in the row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1229
msgid "row_xmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1229
msgid "Fetch from XOR(current lane id, specified lane id)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1249
msgid "dpp32_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1254
msgid "May be used only with GFX90A 32-bit instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1273
#: ../../../AMDGPUModifierSyntax.rst:1303
msgid "row_newbcast:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1273
#: ../../../AMDGPUModifierSyntax.rst:1303
msgid "Broadcast a thread within a row to the whole row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1291
msgid "dpp64_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1296
msgid "May be used only with GFX90A 64-bit instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1320
msgid "row_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1322
msgid ""
"Controls which rows are enabled for data sharing. By default, all rows are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1330
msgid "row_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1330
msgid ""
"Specifies a *row mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1334
msgid ""
"Each of 4 bits in the mask controls one row (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1337
msgid "In *wave32* mode the values should be limited to 0..7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1351
msgid "bank_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1353
msgid ""
"Controls which banks are enabled for data sharing. By default, all banks are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1361
msgid "bank_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1361
msgid ""
"Specifies a *bank mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1365
msgid ""
"Each of 4 bits in the mask controls one bank (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1380
msgid "bound_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1382
msgid ""
"Controls data sharing when accessing an invalid lane. By default, data "
"sharing with invalid lanes is disabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1388
msgid "bound_ctrl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1388
msgid "Enables data sharing with invalid lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1390
msgid "Accessing data from an invalid lane will return zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1399
msgid ""
"Controls interaction with *inactive* lanes for *dpp16* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1408
msgid ""
"Interaction with inactive lanes is controlled by :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1418
msgid "SDWA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1423
#: ../../../AMDGPUModifierSyntax.rst:1621
#: ../../../AMDGPUModifierSyntax.rst:1641
#: ../../../AMDGPUModifierSyntax.rst:1908
#: ../../../AMDGPUModifierSyntax.rst:2001
msgid "clamp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1425
#: ../../../AMDGPUModifierSyntax.rst:1910
#: ../../../AMDGPUModifierSyntax.rst:2003
msgid "See a description :ref:`here<amdgpu_synid_clamp>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1428
#: ../../../AMDGPUModifierSyntax.rst:1647
msgid "omod"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1430
msgid "See a description :ref:`here<amdgpu_synid_omod>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1432
#: ../../../AMDGPUModifierSyntax.rst:1569
#: ../../../AMDGPUModifierSyntax.rst:1763
#: ../../../AMDGPUModifierSyntax.rst:1923
msgid "GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1437
msgid "dst_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1439
msgid ""
"Selects which bits in the destination are affected. By default, all bits are "
"affected."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1444
msgid "dst_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1444
#: ../../../AMDGPUModifierSyntax.rst:1480
#: ../../../AMDGPUModifierSyntax.rst:1499
msgid "Use bits 31:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1445
msgid "dst_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1445
#: ../../../AMDGPUModifierSyntax.rst:1481
#: ../../../AMDGPUModifierSyntax.rst:1500
msgid "Use bits 7:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1446
msgid "dst_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1446
#: ../../../AMDGPUModifierSyntax.rst:1482
#: ../../../AMDGPUModifierSyntax.rst:1501
msgid "Use bits 15:8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1447
msgid "dst_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1447
#: ../../../AMDGPUModifierSyntax.rst:1483
#: ../../../AMDGPUModifierSyntax.rst:1502
msgid "Use bits 23:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1448
msgid "dst_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1448
#: ../../../AMDGPUModifierSyntax.rst:1484
#: ../../../AMDGPUModifierSyntax.rst:1503
msgid "Use bits 31:24."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1449
msgid "dst_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1449
#: ../../../AMDGPUModifierSyntax.rst:1485
#: ../../../AMDGPUModifierSyntax.rst:1504
msgid "Use bits 15:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1450
msgid "dst_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1450
#: ../../../AMDGPUModifierSyntax.rst:1486
#: ../../../AMDGPUModifierSyntax.rst:1505
msgid "Use bits 31:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1456
msgid "dst_unused"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1458
msgid ""
"Controls what to do with the bits in the destination which are not selected "
"by :ref:`dst_sel<amdgpu_synid_dst_sel>`. By default, unused bits are "
"preserved."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1465
msgid "dst_unused:UNUSED_PAD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1465
msgid "Pad with zeros."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1466
msgid "dst_unused:UNUSED_SEXT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1466
msgid "Sign-extend upper bits, zero lower bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1467
msgid "dst_unused:UNUSED_PRESERVE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1467
msgid "Preserve bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1473
msgid "src0_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1475
msgid ""
"Controls which bits in the src0 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1480
msgid "src0_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1481
msgid "src0_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1482
msgid "src0_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1483
msgid "src0_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1484
msgid "src0_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1485
msgid "src0_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1486
msgid "src0_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1492
msgid "src1_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1494
msgid ""
"Controls which bits in the src1 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1499
msgid "src1_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1500
msgid "src1_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1501
msgid "src1_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1502
msgid "src1_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1503
msgid "src1_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1504
msgid "src1_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1505
msgid "src1_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1511
msgid "SDWA Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1513
#: ../../../AMDGPUModifierSyntax.rst:1683
msgid ""
"Operand modifiers are not used separately. They are applied to source "
"operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1518
#: ../../../AMDGPUModifierSyntax.rst:1688
#: ../../../AMDGPUModifierSyntax.rst:1991
msgid "abs"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1520
#: ../../../AMDGPUModifierSyntax.rst:1993
msgid "See a description :ref:`here<amdgpu_synid_abs>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1523
#: ../../../AMDGPUModifierSyntax.rst:1716
#: ../../../AMDGPUModifierSyntax.rst:1996
#: ../../../AMDGPUModifierSyntax.rst:2064
msgid "neg"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1525
#: ../../../AMDGPUModifierSyntax.rst:1998
msgid "See a description :ref:`here<amdgpu_synid_neg>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1530
msgid "sext"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1532
msgid ""
"Sign-extends value of a (sub-dword) operand to fill all 32 bits. Has no "
"effect for 32-bit operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1535
msgid "Valid for integer operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1540
msgid "sext(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1540
msgid "Sign-extend operand value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1551
msgid "VOP3 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1556
#: ../../../AMDGPUModifierSyntax.rst:1768
msgid "op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1558
msgid ""
"Selects the low [15:0] or high [31:16] operand bits for source and "
"destination operands. By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1561
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of instruction operands (both source and destination). First value "
"controls src0, second value controls src1 and so on, except that the last "
"value controls destination. The value 0 selects the low bits, while 1 "
"selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1566
msgid ""
"Note: op_sel modifier affects 16-bit operands only. For 32-bit operands the "
"value specified by op_sel must be 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1574
#: ../../../AMDGPUModifierSyntax.rst:1604
#: ../../../AMDGPUModifierSyntax.rst:1783
msgid "op_sel:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1574
#: ../../../AMDGPUModifierSyntax.rst:1782
#: ../../../AMDGPUModifierSyntax.rst:1815
msgid "Select operand bits for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1575
#: ../../../AMDGPUModifierSyntax.rst:1784
#: ../../../AMDGPUModifierSyntax.rst:1945
msgid "op_sel:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1575
#: ../../../AMDGPUModifierSyntax.rst:1783
#: ../../../AMDGPUModifierSyntax.rst:1816
msgid "Select operand bits for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1576
msgid "op_sel:[{0..1},{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1576
#: ../../../AMDGPUModifierSyntax.rst:1784
#: ../../../AMDGPUModifierSyntax.rst:1817
msgid "Select operand bits for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1593
msgid "dpp_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1595
msgid ""
"Special version of *op_sel* used for *permlane* opcodes to specify dpp-like "
"mode bits - :ref:`fi<amdgpu_synid_fi16>` and :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1604
msgid ""
"First bit specifies :ref:`fi<amdgpu_synid_fi16>`, second bit specifies :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1623
msgid "Clamp meaning depends on instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1625
msgid ""
"For *v_cmp* instructions, clamp modifier indicates that the compare signals "
"if a floating point exception occurs. By default, signaling is disabled. Not "
"supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1629
msgid ""
"For integer operations, clamp modifier indicates that the result must be "
"clamped to the largest and smallest representable value. By default, there "
"is no clamping. Integer clamping is not supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1633
msgid ""
"For floating point operations, clamp modifier indicates that the result must "
"be clamped to the range [0.0, 1.0]. By default, there is no clamping."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1636
msgid ""
"Note: clamp modifier is applied after :ref:`output "
"modifiers<amdgpu_synid_omod>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1641
msgid "Enables clamping (or signaling)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1649
msgid ""
"Specifies if an output modifier must be applied to the result. By default, "
"no output modifiers are applied."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1652
msgid ""
"Note: output modifiers are applied before :ref:"
"`clamping<amdgpu_synid_clamp>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1654
msgid ""
"Output modifiers are valid for f32 and f64 floating point results only. They "
"must not be used with f16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1657
msgid ""
"Note: *v_cvt_f16_f32* is an exception. This instruction produces f16 result "
"but accepts output modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1663
msgid "mul:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1663
msgid "Multiply the result by 2."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1664
msgid "mul:4"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1664
msgid "Multiply the result by 4."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1665
msgid "div:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1665
msgid "Multiply the result by 0.5."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1681
msgid "VOP3 Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1690
msgid ""
"Computes the absolute value of its operand. Must be applied before :ref:"
"`neg<amdgpu_synid_neg>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1696
msgid "abs(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1696
msgid "Get the absolute value of a floating-point operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1697
msgid "\\|<operand>|"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1697
#: ../../../AMDGPUModifierSyntax.rst:1727
msgid "The same as above (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1700
msgid ""
"Note: avoid using SP3 syntax with operands specified as expressions because "
"the trailing '|' may be misinterpreted. Such operands should be enclosed "
"into additional parentheses as shown in examples below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1718
msgid ""
"Computes the negative value of its operand. Must be applied after :ref:"
"`abs<amdgpu_synid_abs>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1724
msgid "neg(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1724
msgid ""
"Get the negative value of a floating-point operand. The operand may include "
"an optional :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1727
msgid "-<operand>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1730
msgid ""
"Note: SP3 syntax is supported with limitations because of a potential "
"ambiguity. Currently it is allowed in the following cases:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1733
msgid "Before a register."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1734
msgid "Before an :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1735
msgid "Before an SP3 :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1737
msgid ""
"In all other cases \"-\" is handled as a part of an expression that follows "
"the sign."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1756
msgid "VOP3P Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1758
msgid "This section describes modifiers of *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1760
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use these modifiers :ref:`in "
"a special manner<amdgpu_synid_mad_mix>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1770
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the lower-half of the destination. By default, "
"low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1774
#: ../../../AMDGPUModifierSyntax.rst:1935
msgid ""
"The number of values specified by the *op_sel* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1777
#: ../../../AMDGPUModifierSyntax.rst:1810
msgid "The value 0 selects the low bits, while 1 selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1782
msgid "op_sel:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1801
msgid "op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1803
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the upper-half of the destination. By default, "
"high bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1807
#: ../../../AMDGPUModifierSyntax.rst:1966
msgid ""
"The number of values specified by the *op_sel_hi* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1815
msgid "op_sel_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1816
msgid "op_sel_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1817
#: ../../../AMDGPUModifierSyntax.rst:1977
msgid "op_sel_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1834
msgid "neg_lo"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1836
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel<amdgpu_synid_op_sel>`. These values are then used as input to the "
"operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1840
#: ../../../AMDGPUModifierSyntax.rst:1878
msgid ""
"The number of values specified by this modifier must match the number of "
"source operands. First value controls src0, second value controls src1 and "
"so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1843
#: ../../../AMDGPUModifierSyntax.rst:1881
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that negative value of the operand must be "
"used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1846
#: ../../../AMDGPUModifierSyntax.rst:1884
#: ../../../AMDGPUModifierSyntax.rst:2073
msgid "By default, operand values are used unmodified."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1848
#: ../../../AMDGPUModifierSyntax.rst:1886
#: ../../../AMDGPUModifierSyntax.rst:2075
msgid "This modifier is valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1853
msgid "neg_lo:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1853
#: ../../../AMDGPUModifierSyntax.rst:1891
msgid "Select affected operands for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1854
msgid "neg_lo:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1854
#: ../../../AMDGPUModifierSyntax.rst:1892
msgid "Select affected operands for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1855
msgid "neg_lo:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1855
#: ../../../AMDGPUModifierSyntax.rst:1893
msgid "Select affected operands for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1872
msgid "neg_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1874
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel_hi<amdgpu_synid_op_sel_hi>`. These values are then used as input to "
"the operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1891
msgid "neg_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1892
msgid "neg_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1893
msgid "neg_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1915
msgid "VOP3P MAD_MIX/FMA_MIX Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1917
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use *op_sel* and *op_sel_hi* "
"modifiers in a manner different from *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1921
msgid "See a description below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1928
msgid "m_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1930
msgid ""
"This operand has meaning only for 16-bit source operands as indicated by :"
"ref:`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`. It specifies to select "
"either the low [15:0] or high [31:16] operand bits as input to the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1938
msgid ""
"The value 0 indicates the low bits, the value 1 indicates the high 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1940
msgid "By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1945
msgid "Select location of each 16-bit source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1961
msgid "m_op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1963
msgid ""
"Selects the size of source operands: either 32 bits or 16 bits. By default, "
"32 bits are used for all source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1969
msgid "The value 0 indicates 32 bits, the value 1 indicates 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1971
msgid ""
"The location of 16 bits in the operand may be specified by :ref:"
"`m_op_sel<amdgpu_synid_mad_mix_op_sel>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1977
msgid "Select size of each source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2006
msgid "VOP3P MFMA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2008
msgid "These modifiers may only be used with GFX908 and GFX90A."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2013
msgid "cbsz"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2020
msgid "cbsz:[{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2020
msgid "A broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2023
#: ../../../AMDGPUModifierSyntax.rst:2040
#: ../../../AMDGPUModifierSyntax.rst:2057
msgid ""
"Note: numeric value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2030
msgid "abid"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2032
msgid "Specifies matrix A group select."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2037
msgid "abid:[{0..15}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2037
msgid "Matrix A group select id."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2047
msgid "blgp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2049
msgid "Specifies matrix B lane group pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2054
msgid "blgp:[{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2054
msgid "Matrix B lane group pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2066
msgid ""
"Indicates operands that must be negated before the operation. The number of "
"values specified by this modifier must match the number of source operands. "
"First value controls src0, second value controls src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2070
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that the operand value must be negated "
"before the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2080
msgid "neg:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2080
msgid "Select operands which must be negated before the operation."
msgstr ""
