{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760687965653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760687965654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 15:59:24 2025 " "Processing started: Fri Oct 17 15:59:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760687965654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687965654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687965654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760687966083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760687966083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760687974763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687974763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(29) " "Verilog HDL information at seg.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/seg.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760687974765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760687974766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687974766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_year WRITE_YEAR ds1302_wr_ctrl.v(16) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(16): object \"write_year\" differs only in case from object \"WRITE_YEAR\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_week WRITE_WEEK ds1302_wr_ctrl.v(15) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(15): object \"write_week\" differs only in case from object \"WRITE_WEEK\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_date WRITE_DATE ds1302_wr_ctrl.v(13) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(13): object \"write_date\" differs only in case from object \"WRITE_DATE\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_hour WRITE_HOUR ds1302_wr_ctrl.v(12) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(12): object \"write_hour\" differs only in case from object \"WRITE_HOUR\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_year READ_YEAR ds1302_wr_ctrl.v(28) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(28): object \"read_year\" differs only in case from object \"READ_YEAR\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_week READ_WEEK ds1302_wr_ctrl.v(27) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(27): object \"read_week\" differs only in case from object \"READ_WEEK\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_date READ_DATE ds1302_wr_ctrl.v(25) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(25): object \"read_date\" differs only in case from object \"READ_DATE\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_hour READ_HOUR ds1302_wr_ctrl.v(24) " "Verilog HDL Declaration information at ds1302_wr_ctrl.v(24): object \"read_hour\" differs only in case from object \"READ_HOUR\" in the same scope" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760687974768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_wr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_wr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_wr_ctrl " "Found entity 1: ds1302_wr_ctrl" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760687974769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687974769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_test " "Found entity 1: ds1302_test" {  } { { "ds1302_test.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760687974771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687974771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_io_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_io_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_io_convert " "Found entity 1: ds1302_io_convert" {  } { { "ds1302_io_convert.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_io_convert.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760687974773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687974773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760687974775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687974775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760687974808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:seg_inst " "Elaborating entity \"seg\" for hierarchy \"seg:seg_inst\"" {  } { { "top.v" "seg_inst" { Text "C:/Users/4T/Desktop/123/EX15_RTC/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760687974810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_test ds1302_test:ds1302_test_inst " "Elaborating entity \"ds1302_test\" for hierarchy \"ds1302_test:ds1302_test_inst\"" {  } { { "top.v" "ds1302_test_inst" { Text "C:/Users/4T/Desktop/123/EX15_RTC/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760687974811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_wr_ctrl ds1302_test:ds1302_test_inst\|ds1302_wr_ctrl:ds1302_wr_ctrl_inst " "Elaborating entity \"ds1302_wr_ctrl\" for hierarchy \"ds1302_test:ds1302_test_inst\|ds1302_wr_ctrl:ds1302_wr_ctrl_inst\"" {  } { { "ds1302_test.v" "ds1302_wr_ctrl_inst" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_test.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760687974825 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_wr_ctrl.v(124) " "Verilog HDL Case Statement information at ds1302_wr_ctrl.v(124): all case item expressions in this case statement are onehot" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760687974827 "|top|ds1302_test:ds1302_test_inst|ds1302_wr_ctrl:ds1302_wr_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_wr_ctrl.v(143) " "Verilog HDL Case Statement information at ds1302_wr_ctrl.v(143): all case item expressions in this case statement are onehot" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760687974827 "|top|ds1302_test:ds1302_test_inst|ds1302_wr_ctrl:ds1302_wr_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_wr_ctrl.v(166) " "Verilog HDL Case Statement information at ds1302_wr_ctrl.v(166): all case item expressions in this case statement are onehot" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760687974827 "|top|ds1302_test:ds1302_test_inst|ds1302_wr_ctrl:ds1302_wr_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_wr_ctrl.v(183) " "Verilog HDL Case Statement information at ds1302_wr_ctrl.v(183): all case item expressions in this case statement are onehot" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 183 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760687974827 "|top|ds1302_test:ds1302_test_inst|ds1302_wr_ctrl:ds1302_wr_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_wr_ctrl.v(207) " "Verilog HDL Case Statement information at ds1302_wr_ctrl.v(207): all case item expressions in this case statement are onehot" {  } { { "ds1302_wr_ctrl.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 207 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760687974827 "|top|ds1302_test:ds1302_test_inst|ds1302_wr_ctrl:ds1302_wr_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_io_convert ds1302_test:ds1302_test_inst\|ds1302_wr_ctrl:ds1302_wr_ctrl_inst\|ds1302_io_convert:ds1302_io_convert_inst " "Elaborating entity \"ds1302_io_convert\" for hierarchy \"ds1302_test:ds1302_test_inst\|ds1302_wr_ctrl:ds1302_wr_ctrl_inst\|ds1302_io_convert:ds1302_io_convert_inst\"" {  } { { "ds1302_wr_ctrl.v" "ds1302_io_convert_inst" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_wr_ctrl.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760687974828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ds1302_test:ds1302_test_inst\|ds1302_wr_ctrl:ds1302_wr_ctrl_inst\|ds1302_io_convert:ds1302_io_convert_inst\|spi_master:spi_master_inst " "Elaborating entity \"spi_master\" for hierarchy \"ds1302_test:ds1302_test_inst\|ds1302_wr_ctrl:ds1302_wr_ctrl_inst\|ds1302_io_convert:ds1302_io_convert_inst\|spi_master:spi_master_inst\"" {  } { { "ds1302_io_convert.v" "spi_master_inst" { Text "C:/Users/4T/Desktop/123/EX15_RTC/ds1302_io_convert.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760687974829 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/seg.v" 45 -1 0 } } { "seg.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/seg.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1760687975358 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1760687975358 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/4T/Desktop/123/EX15_RTC/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760687975409 "|top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760687975409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760687975493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760687975984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/4T/Desktop/123/EX15_RTC/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/4T/Desktop/123/EX15_RTC/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687976029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760687976166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760687976166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760687976222 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760687976222 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1760687976222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "308 " "Implemented 308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760687976222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760687976222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760687976239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 15:59:36 2025 " "Processing ended: Fri Oct 17 15:59:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760687976239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760687976239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760687976239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760687976239 ""}
