{"Source Block": ["hdl/library/axi_tdd/axi_tdd.v@172:188@HdlStmProcess", "    end else begin\n      tdd_tx_valid <= 1'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if((tdd_enable_s == 1) && (tdd_gated_rx_dmapath_s == 1)) begin\n      tdd_rx_valid <= tdd_rx_dp_en_s;\n    end else begin\n      tdd_rx_valid <= 1'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_vco_overlap <= 1'b0;\n      tdd_rf_overlap <= 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_tdd/axi_tdd.v@164:180", "    end\n  end\n\n  // tx/rx data flow control\n\n  always @(posedge clk) begin\n    if((tdd_enable_s == 1) && (tdd_gated_tx_dmapath_s == 1)) begin\n      tdd_tx_valid <= tdd_tx_dp_en_s;\n    end else begin\n      tdd_tx_valid <= 1'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if((tdd_enable_s == 1) && (tdd_gated_rx_dmapath_s == 1)) begin\n      tdd_rx_valid <= tdd_rx_dp_en_s;\n    end else begin\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@132:148", "    end\n  end\n\n  // tx/rx data flow control\n\n  always @(posedge clk) begin\n    if((tdd_enable_s == 1) && (tdd_gated_tx_dmapath_s == 1)) begin\n      tdd_tx_valid <= tdd_tx_dp_en_s;\n    end else begin\n      tdd_tx_valid <= 1'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if((tdd_enable_s == 1) && (tdd_gated_rx_dmapath_s == 1)) begin\n      tdd_rx_valid <= tdd_rx_dp_en_s;\n    end else begin\n"]], "Diff Content": {"Delete": [[178, "    if((tdd_enable_s == 1) && (tdd_gated_rx_dmapath_s == 1)) begin\n"]], "Add": [[178, "    if ((tdd_enable_s == 1) && (tdd_gated_rx_dmapath_s == 1)) begin\n"]]}}