git clone --depth 1 --no-tags https://github.com/AzadSajib/Smart-Parking-System-using-Verilog-HDL-and-Circuit-Implementation-using-Proteus.git f:/verilog_sva_gh_scraper/data/full_repos/482775286
git clone --depth 1 --no-tags https://github.com/Eth7an/Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/482872180
git clone --depth 1 --no-tags https://github.com/hzj010427/RISC-V_Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/483074370
git clone --depth 1 --no-tags https://github.com/melting0256/DCD.git f:/verilog_sva_gh_scraper/data/full_repos/483076677
git clone --depth 1 --no-tags https://github.com/iketimko/ECEN_3763.git f:/verilog_sva_gh_scraper/data/full_repos/482991634
git clone --depth 1 --no-tags https://github.com/chzyoyoyo/2017_Digital_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/483244280
git clone --depth 1 --no-tags https://github.com/nikita1584/ddr4_zcu106_test.git f:/verilog_sva_gh_scraper/data/full_repos/482012762
git clone --depth 1 --no-tags https://github.com/damyan-p/460m-6.git f:/verilog_sva_gh_scraper/data/full_repos/481840618
git clone --depth 1 --no-tags https://github.com/alexblue0329/voter.git f:/verilog_sva_gh_scraper/data/full_repos/482276364
git clone --depth 1 --no-tags https://github.com/LStrying/FPGA_lab.git f:/verilog_sva_gh_scraper/data/full_repos/482168662
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw3.git f:/verilog_sva_gh_scraper/data/full_repos/482289928
git clone --depth 1 --no-tags https://github.com/euni00/major.git f:/verilog_sva_gh_scraper/data/full_repos/482179723
git clone --depth 1 --no-tags https://github.com/marleef/EC413-Lab-7.git f:/verilog_sva_gh_scraper/data/full_repos/483386850
git clone --depth 1 --no-tags https://github.com/abderraouf-adjal/hdl-modules.git f:/verilog_sva_gh_scraper/data/full_repos/486979391
git clone --depth 1 --no-tags https://github.com/ganewatthe/drift_aware_zed.git f:/verilog_sva_gh_scraper/data/full_repos/486925448
git clone --depth 1 --no-tags https://github.com/chiro2001/chisel-playground.git f:/verilog_sva_gh_scraper/data/full_repos/486623318
git clone --depth 1 --no-tags https://github.com/0901122/vote.git f:/verilog_sva_gh_scraper/data/full_repos/484335389
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/RoundRobinArbiter--course-project.git f:/verilog_sva_gh_scraper/data/full_repos/484421511
git clone --depth 1 --no-tags https://github.com/santoshmudenur/5-Stage-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/485320458
git clone --depth 1 --no-tags https://github.com/poktoy1/fpga-ice40.git f:/verilog_sva_gh_scraper/data/full_repos/485025319
git clone --depth 1 --no-tags https://github.com/Jpz-sdju/five-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/485032547
git clone --depth 1 --no-tags https://github.com/Shakthi079/Codes_By_Me.git f:/verilog_sva_gh_scraper/data/full_repos/484806469
git clone --depth 1 --no-tags https://github.com/varunmadhavam/yosys_sky130_example.git f:/verilog_sva_gh_scraper/data/full_repos/486125835
git clone --depth 1 --no-tags https://github.com/WengZhiHong/Booth_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/484060794
git clone --depth 1 --no-tags https://github.com/mihaelaberciu/Gray-Code-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/484061026
git clone --depth 1 --no-tags https://github.com/Casparyyds/dwd.git f:/verilog_sva_gh_scraper/data/full_repos/484051158
git clone --depth 1 --no-tags https://github.com/MarcyGO/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/481801060
git clone --depth 1 --no-tags https://github.com/s1410932049/HW3.git f:/verilog_sva_gh_scraper/data/full_repos/482450168
git clone --depth 1 --no-tags https://github.com/Jellyyz/Doodle-Jump.git f:/verilog_sva_gh_scraper/data/full_repos/482157556
git clone --depth 1 --no-tags https://github.com/yuli821/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/481825420
git clone --depth 1 --no-tags https://github.com/elseti/Step-Step-Revolution-v1.git f:/verilog_sva_gh_scraper/data/full_repos/482861275
git clone --depth 1 --no-tags https://github.com/nadeemyaseen-rs/check_tool.git f:/verilog_sva_gh_scraper/data/full_repos/483203666
git clone --depth 1 --no-tags https://github.com/Djock0818/Lab8_DP.git f:/verilog_sva_gh_scraper/data/full_repos/483441208
git clone --depth 1 --no-tags https://github.com/EvPax/algorithm_boot.git f:/verilog_sva_gh_scraper/data/full_repos/481841414
git clone --depth 1 --no-tags https://github.com/CHINTHA-AKHIL/8X1MUX-using-decoder-and-tristate-buffer.git f:/verilog_sva_gh_scraper/data/full_repos/481861934
git clone --depth 1 --no-tags https://github.com/Click3A/IC_EDA.git f:/verilog_sva_gh_scraper/data/full_repos/481903885
git clone --depth 1 --no-tags https://github.com/s1410932002/0417.git f:/verilog_sva_gh_scraper/data/full_repos/481852621
git clone --depth 1 --no-tags https://github.com/wlsdk9803/verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/484644033
git clone --depth 1 --no-tags https://github.com/mfkiwl/pineapplecore.git f:/verilog_sva_gh_scraper/data/full_repos/482178454
git clone --depth 1 --no-tags https://github.com/sundeyuan114/ECE337.git f:/verilog_sva_gh_scraper/data/full_repos/483093117
git clone --depth 1 --no-tags https://github.com/elatorre20/EC311-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/483680441
git clone --depth 1 --no-tags https://github.com/Zelknite/EfablessAsic.git f:/verilog_sva_gh_scraper/data/full_repos/483874854
git clone --depth 1 --no-tags https://github.com/VMnK-Run/vivado.git f:/verilog_sva_gh_scraper/data/full_repos/485321082
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/Win-or-Tail-Decision-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/482146421
git clone --depth 1 --no-tags https://github.com/fjmcde/Millisecond-Accurate-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/485648954
git clone --depth 1 --no-tags https://github.com/xiaoxiaohuixxh/juice_lc-3.git f:/verilog_sva_gh_scraper/data/full_repos/485662528
git clone --depth 1 --no-tags https://github.com/Adithya-Shetty100/Lightweight-Cipher-For-Hardware-Security-.git f:/verilog_sva_gh_scraper/data/full_repos/482456684
git clone --depth 1 --no-tags https://github.com/handsomeboy777/vote.git f:/verilog_sva_gh_scraper/data/full_repos/484921096
git clone --depth 1 --no-tags https://github.com/jason-designer/oscpu-framework.git f:/verilog_sva_gh_scraper/data/full_repos/483045386
git clone --depth 1 --no-tags https://github.com/AmitGZ/Hackathon_1st_Place.git f:/verilog_sva_gh_scraper/data/full_repos/482343452
git clone --depth 1 --no-tags https://github.com/Ramdoo/git_conflic.git f:/verilog_sva_gh_scraper/data/full_repos/486234400
git clone --depth 1 --no-tags https://github.com/eftl93/gba_cart_reader.git f:/verilog_sva_gh_scraper/data/full_repos/486047852
git clone --depth 1 --no-tags https://github.com/jorbo/lc3-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/485926336
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Dual_Port_SRAM--COURSE-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/484428065
git clone --depth 1 --no-tags https://github.com/avikram2/PacmanFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/484506229
git clone --depth 1 --no-tags https://github.com/01fe20bec427/course_project.git f:/verilog_sva_gh_scraper/data/full_repos/484449533
git clone --depth 1 --no-tags https://github.com/SagarVMhatre/WallaceAdder.git f:/verilog_sva_gh_scraper/data/full_repos/484306882
git clone --depth 1 --no-tags https://github.com/BigNixon/uart2usb.git f:/verilog_sva_gh_scraper/data/full_repos/483429221
git clone --depth 1 --no-tags https://github.com/donghoon-io/spring2022comporg_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/483950939
git clone --depth 1 --no-tags https://github.com/mesaperry/ece411.git f:/verilog_sva_gh_scraper/data/full_repos/485188070
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Assignment2-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/485115045
git clone --depth 1 --no-tags https://github.com/kianmajl/A2K-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/485113190
git clone --depth 1 --no-tags https://github.com/Blue-coder89/Image-Processing-.git f:/verilog_sva_gh_scraper/data/full_repos/486270772
git clone --depth 1 --no-tags https://github.com/arianashul2204/mikasa.git f:/verilog_sva_gh_scraper/data/full_repos/486293351
git clone --depth 1 --no-tags https://github.com/mtaciano/fpgmips.git f:/verilog_sva_gh_scraper/data/full_repos/487110065
git clone --depth 1 --no-tags https://github.com/leloc0609/HCMUT_LogicDesign_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/486527439
git clone --depth 1 --no-tags https://github.com/Chi-Hsin-Wu/Single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/486290476
git clone --depth 1 --no-tags https://github.com/Elemecca/1240pi.git f:/verilog_sva_gh_scraper/data/full_repos/482322610
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/Lab8-Comparch.git f:/verilog_sva_gh_scraper/data/full_repos/482297284
git clone --depth 1 --no-tags https://github.com/Winters123/rmt_corundum.git f:/verilog_sva_gh_scraper/data/full_repos/486895543
git clone --depth 1 --no-tags https://github.com/danodus/mmm_tests.git f:/verilog_sva_gh_scraper/data/full_repos/486709593
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220408.git f:/verilog_sva_gh_scraper/data/full_repos/482040562
git clone --depth 1 --no-tags https://github.com/andresaad/COEN_413_Project.git f:/verilog_sva_gh_scraper/data/full_repos/483037599
git clone --depth 1 --no-tags https://github.com/jennycs0830/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/483146187
git clone --depth 1 --no-tags https://github.com/dwightdiesmo/Verilog-CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/482974019
git clone --depth 1 --no-tags https://github.com/phthys/-.git f:/verilog_sva_gh_scraper/data/full_repos/484308930
git clone --depth 1 --no-tags https://github.com/01fe19bec163/4bit-parallel-adder.git f:/verilog_sva_gh_scraper/data/full_repos/482721976
git clone --depth 1 --no-tags https://github.com/rijalomkar/-Implementation-of-ANN-to-predict-Handwritten-Language-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/484167500
git clone --depth 1 --no-tags https://github.com/DianaNatali/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/484885678
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/Spi_slave.git f:/verilog_sva_gh_scraper/data/full_repos/484449759
git clone --depth 1 --no-tags https://github.com/rprouse/fpga-spartan-6.git f:/verilog_sva_gh_scraper/data/full_repos/485189979
git clone --depth 1 --no-tags https://github.com/ozawawi/FPGA-Whack-A-Mole.git f:/verilog_sva_gh_scraper/data/full_repos/485029405
git clone --depth 1 --no-tags https://github.com/sergio0211/LabDigitalII.git f:/verilog_sva_gh_scraper/data/full_repos/485123546
git clone --depth 1 --no-tags https://github.com/yantong1775/5-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/487537210
git clone --depth 1 --no-tags https://github.com/msuadOf/msuadOf-demodulation-on-EG4.git f:/verilog_sva_gh_scraper/data/full_repos/484741206
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/LAB9_compArch.git f:/verilog_sva_gh_scraper/data/full_repos/486231515
git clone --depth 1 --no-tags https://github.com/tpathak1411/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/485333608
git clone --depth 1 --no-tags https://github.com/michael-jimenez13/Computer-Architecture-Fundementals.git f:/verilog_sva_gh_scraper/data/full_repos/485481814
git clone --depth 1 --no-tags https://github.com/Manikantasai2/Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/483569719
git clone --depth 1 --no-tags https://github.com/cooper-grc/FPGA-DIP-Coloring.git f:/verilog_sva_gh_scraper/data/full_repos/483459775
git clone --depth 1 --no-tags https://github.com/shrqkhtr/Adders-V.git f:/verilog_sva_gh_scraper/data/full_repos/483652107
git clone --depth 1 --no-tags https://github.com/steveGillet/Microprocessor-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/486665666
git clone --depth 1 --no-tags https://github.com/Jongbeom-IM/Verilog-HDL-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/486687491
git clone --depth 1 --no-tags https://github.com/HannahSav/SchemotechLabs.git f:/verilog_sva_gh_scraper/data/full_repos/485934102
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/5-stage-Pipeline_1.git f:/verilog_sva_gh_scraper/data/full_repos/485094894
git clone --depth 1 --no-tags https://github.com/Casparyyds/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/484032877
git clone --depth 1 --no-tags https://github.com/yashkumawat21/Deriving-FSM-from-the-verilog-design.git f:/verilog_sva_gh_scraper/data/full_repos/485907332
git clone --depth 1 --no-tags https://github.com/somiaashraf/high_progect.git f:/verilog_sva_gh_scraper/data/full_repos/483812545
git clone --depth 1 --no-tags https://github.com/ONecessario/PBL-1---TEC498.git f:/verilog_sva_gh_scraper/data/full_repos/482481021
git clone --depth 1 --no-tags https://github.com/namduongdinh2364/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/483063489
