// Copyright (c) 2026 Huawei Technologies Co., Ltd.
// This program is free software, you can redistribute it and/or modify it under the terms and conditions of
// CANN Open Software License Agreement Version 2.0 (the "License").
// Please refer to the License for details. You may not use this file except in compliance with the License.
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
// INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
// See LICENSE in the root of the software repository for the full text of the License.

// Please refer to the License for details. You may not use this file except in compliance with the License.
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
// INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
// See LICENSE in the root of the software repository for the full text of the License.

#include <algorithm>
#include <limits>
#include <memory>
#include <optional>
#include <utility>
#include "mlir/Dialect/SCF/IR/SCF.h"
#include "mlir/IR/BuiltinTypes.h"
#include "mlir/IR/Matchers.h"
#include "llvm/ADT/DenseSet.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/Support/Casting.h"
#include "llvm/Support/ErrorHandling.h"
#include "PTO/IR/PTO.h"
#include "PTO/IR/PTOMultiBuffer.h"
#include "PTO/IR/PTOTypeUtils.h"
#include "PTO/Support/CodeConstants.h"
#include "PTO/Transforms/InsertSync/InsertSyncAnalysis.h"
#include "PTO/Transforms/InsertSync/SyncCommon.h"
#include "PTO/Transforms/SlotAffineAnalysis.h"

#include "PTO/IR/PTO.h"
#include "PTO/IR/PTOMultiBuffer.h"
#include "PTO/IR/PTOTypeUtils.h"
#include "PTO/Support/CodeConstants.h"
#include "PTO/Transforms/InsertSync/InsertSyncAnalysis.h"
#include "PTO/Transforms/InsertSync/SyncCommon.h"
#include "PTO/Transforms/SlotAffineAnalysis.h"


#define DEBUG_TYPE "pto-insert-sync-analysis"

using namespace mlir;
using namespace mlir::pto;

namespace mlir::pto {

namespace {

static constexpr uint64_t kVectorRegisterSizeInBytes = 256U;
static constexpr unsigned kPipeVPruneMinRepeat = 16U;

static bool hasReadWriteScratchDependency(
    Operation *op, const DepBaseMemInfoPairVec &dependencies) {
  auto effectsOp = dyn_cast_or_null<MemoryEffectOpInterface>(op);
  if (!effectsOp) {
    return false;
  }

  llvm::DenseSet<Value> reads;
  llvm::DenseSet<Value> writes;
  SmallVector<SideEffects::EffectInstance<MemoryEffects::Effect>, mlir::pto::kValue8> effects;
  effectsOp.getEffects(effects);
  for (const auto &effect : effects) {
    Value value = effect.getValue();
    if (!value) {
      continue;
    }
    if (isa<MemoryEffects::Read>(effect.getEffect())) {
      reads.insert(value);
    }
    if (isa<MemoryEffects::Write>(effect.getEffect())) {
      writes.insert(value);
    }
  }

  ValueRange dpsInits;
  if (auto ptoDpsOp = dyn_cast<pto::PTO_DpsInitOpInterface>(op)) {
    dpsInits = ptoDpsOp.getDpsInits();
  } else if (auto dpsOp = dyn_cast<DestinationStyleOpInterface>(op)) {
    dpsInits = dpsOp.getDpsInits();
  }
  return llvm::any_of(writes, [&reads, &dpsInits, &dependencies](Value value) {
    if (!reads.contains(value) || llvm::is_contained(dpsInits, value)) {
      return false;
    }
    return llvm::any_of(dependencies, [&value](const auto &dependency) {
      auto matches = [&value](const BaseMemInfo *info) {
        return info &&
               (info->baseBuffer == value || info->rootBuffer == value);
      };
      return matches(dependency.first) || matches(dependency.second);
    });
  });
}

struct RepeatAccessShape {
  SmallVector<int64_t, mlir::pto::kValue2> fullShape;
  SmallVector<int64_t, mlir::pto::kValue2> validShape;
  Type elementType;
};

static std::optional<RepeatAccessShape> getKnownRepeatAccessShapeFromType(Type ty) {
  if (auto tileTy = dyn_cast<TileBufType>(ty)) {
    ArrayRef<int64_t> fullShape = tileTy.getShape();
    ArrayRef<int64_t> validShape = tileTy.getValidShape();
    if (fullShape.size() != mlir::pto::kValue2 || validShape.size() != mlir::pto::kValue2) {
      return std::nullopt;
    }
    if (fullShape[0] < 0 || fullShape[1] < 0 || validShape[0] < 0 ||
        validShape[1] < 0) {
      return std::nullopt;
    }
    if (validShape[0] > fullShape[0] || validShape[1] > fullShape[1]) {
      return std::nullopt;
    }
    return RepeatAccessShape{
        SmallVector<int64_t, 2>{fullShape[0], fullShape[1]},
        SmallVector<int64_t, 2>{validShape[0], validShape[1]},
        tileTy.getElementType()};
  }

  return std::nullopt;
}

static std::optional<RepeatAccessShape> getKnownRepeatAccessShape(Value access) {
  if (!access) {
    return std::nullopt;
  }
  auto shape = getKnownRepeatAccessShapeFromType(access.getType());
  if (!shape) {
    return std::nullopt;
  }

  return shape;
}

static std::optional<BLayout> getKnownBLayout(Type ty) {
  if (auto tileTy = dyn_cast<TileBufType>(ty)) {
    int32_t layout = tileTy.getBLayoutValueI32();
    if (layout == static_cast<int32_t>(BLayout::RowMajor)) {
      return BLayout::RowMajor;
    }
    if (layout == static_cast<int32_t>(BLayout::ColMajor)) {
      return BLayout::ColMajor;
    }
  }

  return std::nullopt;
}

static bool isProvenContiguousAccess(Value access,
                                     const RepeatAccessShape &shape) {
  auto layout = getKnownBLayout(access.getType());
  if (!layout) {
    return false;
  }

  int64_t fullRow = shape.fullShape[0];
  int64_t fullCol = shape.fullShape[1];
  int64_t validRow = shape.validShape[0];
  int64_t validCol = shape.validShape[1];

  if (*layout == BLayout::RowMajor) {
    return validCol == fullCol || validRow == 1;
  }
  if (*layout == BLayout::ColMajor) {
    return validRow == fullRow || validCol == 1;
  }
  return false;
}

static std::optional<unsigned> getRepeatCountForAccess(Value access) {
  if (!access) {
    return std::nullopt;
  }
  auto shape = getKnownRepeatAccessShape(access);
  if (!shape || !isProvenContiguousAccess(access, *shape)) {
    return std::nullopt;
  }

  unsigned elemBytes = pto::getPTOStorageElemByteSize(shape->elementType);
  if (elemBytes == 0) {
    return std::nullopt;
  }

  uint64_t validElems = static_cast<uint64_t>(shape->validShape[0]) *
                        static_cast<uint64_t>(shape->validShape[1]);
  uint64_t elemsPerRepeat = kVectorRegisterSizeInBytes / elemBytes;
  if (elemsPerRepeat == 0) {
    return std::nullopt;
  }

  uint64_t repeat = (validElems + elemsPerRepeat - 1U) / elemsPerRepeat;
  if (repeat > std::numeric_limits<unsigned>::max()) {
    return std::nullopt;
  }
  return static_cast<unsigned>(repeat);
}

static bool isSameExactAccess(const BaseMemInfo *lhs, const BaseMemInfo *rhs) {
  return lhs && rhs && *lhs == *rhs;
}

static bool containsExactAccess(const SmallVector<const BaseMemInfo *> &infos,
                                const BaseMemInfo *access) {
  return llvm::any_of(infos, [&access](const BaseMemInfo *info) {
    return isSameExactAccess(info, access);
  });
}

} // namespace

static constexpr unsigned kPipeStateSize =
    static_cast<unsigned>(PipelineType::PIPE_LAST) + 1U;

static bool isValidPipeIndex(PipelineType pipe) {
  return static_cast<unsigned>(pipe) < kPipeStateSize;
}

static bool isTLoadCompound(const CompoundInstanceElement *compound) {
  return compound && compound->elementOp && isa<pto::TLoadOp>(compound->elementOp);
}

static bool isTLoadToTLoadWAWExempt(const CompoundInstanceElement *nowCompound,
                                    const CompoundInstanceElement *frontCompound) {
  return isTLoadCompound(nowCompound) && isTLoadCompound(frontCompound) &&
         nowCompound->kPipeValue == PipelineType::PIPE_MTE2 &&
         frontCompound->kPipeValue == PipelineType::PIPE_MTE2;
}

// ==============================================================================
// 1. Entry Point
// ==============================================================================

void InsertSyncAnalysis::Run(bool insertBarAllAtLast) {
  syncIndex_ = syncOperations_.size();

  for (auto &nowElement : syncIR_) {
    if (auto *nowCompound =
            dyn_cast<CompoundInstanceElement>(nowElement.get())) {
      DealWithCompoundSync(nowCompound);
    } else if (auto *loopElement =
                   dyn_cast<LoopInstanceElement>(nowElement.get())) {
      DealWithLoopSync(loopElement);
    } else if (isa<BranchInstanceElement>(nowElement.get())) {
      continue;
    } else if (isa<PlaceHolderInstanceElement>(nowElement.get())) {
      continue;
    }
  }

  if (insertBarAllAtLast) {
    InsertLastPipeAll();
  }
}

// ==============================================================================
// 2. High-Level Traversal
// ==============================================================================

void InsertSyncAnalysis::DealWithCompoundSync(
    CompoundInstanceElement *nowCompound) {
  SyncRecordList syncRecordList;
  InsertSeqSync(nowCompound, syncIR_, 0, nowCompound->GetIndex(), syncRecordList,
                std::nullopt);
}

void InsertSyncAnalysis::DealWithLoopSync(LoopInstanceElement *nowElement) {
  // Insert backward sync by copying the loop body slice and running the same
  // sequential insertion on the copied structure.
  if (nowElement->getLoopKind() != KindOfLoop::LOOP_END) {
    return;
  }

  SyncIRs backSyncIr;
  assert(syncIR_.size() >= nowElement->endId);
  for (unsigned i = nowElement->beginId; i < nowElement->endId; i++) {
    if (auto *compound = dyn_cast<CompoundInstanceElement>(syncIR_[i].get())) {
      InsertBackForSync(compound, backSyncIr, nowElement);
    } else if (auto *loopElement =
                   dyn_cast<LoopInstanceElement>(syncIR_[i].get())) {
      auto loopKind = loopElement->getLoopKind();
      backSyncIr.emplace_back(loopElement->CloneFor(loopKind));
    } else if (auto *branchElement =
                   dyn_cast<BranchInstanceElement>(syncIR_[i].get())) {
      backSyncIr.emplace_back(
          branchElement->CloneBranch(branchElement->getBranchKind()));
    } else if (auto *placeHolderElement =
                   dyn_cast<PlaceHolderInstanceElement>(syncIR_[i].get())) {
      backSyncIr.emplace_back(placeHolderElement->Clone());
    }
  }
}

void InsertSyncAnalysis::InsertBackForSync(
    CompoundInstanceElement *nowCompound, SyncIRs &backSyncIr,
    const LoopInstanceElement *loopElement) {
  SyncRecordList syncRecordList;

  auto backCompound = std::make_unique<CompoundInstanceElement>(
      nowCompound->GetIndex(), nowCompound->defVec, nowCompound->useVec,
      nowCompound->kPipeValue, nowCompound->opName);
  backCompound->compoundCoreType = nowCompound->compoundCoreType;
  backCompound->elementOp = nowCompound->elementOp;

  auto *backCompoundPtr = backCompound.get();
  backSyncIr.emplace_back(std::move(backCompound));

  // Insert sync between the copied commands (j+1 slice).
  InsertSeqSync(backCompoundPtr, backSyncIr, 0,
                static_cast<int>(backSyncIr.size()) - 1, syncRecordList,
                loopElement->endId);

  // Insert sync between original and copied commands to model loop-carried deps.
  InsertSeqSync(nowCompound, syncIR_, nowCompound->GetIndex(), loopElement->endId,
                syncRecordList, loopElement->endId);
}

// ==============================================================================
// 3. Sequential Sync Insertion (Core Logic)
// ==============================================================================

bool InsertSyncAnalysis::IsNoNeedToInsertSync(
    const CompoundInstanceElement *nowCompound,
    const CompoundInstanceElement *frontCompound, bool isBackwardDep) const {
  const PipelineType frontPipe = frontCompound->kPipeValue;
  const PipelineType nowPipe = nowCompound->kPipeValue;
  if (frontPipe == nowPipe && frontPipe == PipelineType::PIPE_S) {
    return true;
  }

  if (nowCompound->elementOp == frontCompound->elementOp && !isBackwardDep) {
    return true;
  }

  // Do not short-circuit same-pipe pairs here. If a real memory dependency is
  // present, MemAnalyze will insert a PIPE_BARRIER to serialize that pipe,
  // matching the "bar_v/bar_m" style intra-pipe synchronization expected by
  // higher-level frontends.

  return false;
}

void InsertSyncAnalysis::InsertSeqSync(
    CompoundInstanceElement *nowCompound, SyncIRs &syncElement, int begin,
    int end, SyncRecordList &syncRecordList,
    const std::optional<unsigned> &forEndIndex) {
  const PipelineType nowPipeValue = nowCompound->kPipeValue;

  checkSyncIRIndex(syncElement, begin);
  checkSyncIRIndex(syncElement, end);

  unsigned syncIRIndex = syncElement[end]->GetIndex();
  UpdateAlreadySync(syncIR_[syncIRIndex]->pipeBefore, syncRecordList, nowPipeValue);

  for (int i = end - 1; i >= begin; i--) {
    auto &frontPtr = syncElement[i];
    unsigned frontIndex = frontPtr->GetIndex();
    assert(frontIndex < syncIR_.size());
    assert(syncIR_[frontIndex] != nullptr);

    if (auto *frontCompound =
            dyn_cast<CompoundInstanceElement>(frontPtr.get())) {
      UpdateAlreadySync(syncIR_[frontIndex]->pipeAfter, syncRecordList,
                        nowPipeValue);
      InsertSync(nowCompound, frontCompound, syncRecordList, forEndIndex);
      UpdateAlreadySync(syncIR_[frontIndex]->pipeBefore, syncRecordList,
                        nowPipeValue);
    } else if (auto *loopInstance =
                   dyn_cast<LoopInstanceElement>(frontPtr.get())) {
      int skipLoop = static_cast<int>(InsertLoopSync(
          i, nowCompound, begin, loopInstance, syncElement, syncRecordList,
          forEndIndex));
      i -= skipLoop;
    } else if (auto *branchElement =
                   dyn_cast<BranchInstanceElement>(frontPtr.get())) {
      int skipBranch = static_cast<int>(InsertBranchSync(
          i, nowCompound, begin, branchElement, syncElement, syncRecordList,
          forEndIndex));
      i -= skipBranch;
    }
  }
}

unsigned InsertSyncAnalysis::InsertLoopSync(
    unsigned index, CompoundInstanceElement *nowCompound, unsigned begin,
    LoopInstanceElement *loopElement, SyncIRs &syncElement,
    SyncRecordList &syncRecordList,
    const std::optional<unsigned> &forEndIndex) {
  if (loopElement->getLoopKind() == KindOfLoop::LOOP_END) {
    SyncRecordList syncRecordForList = syncRecordList;
    unsigned newBegin =
        std::max(begin, index - (loopElement->endId - loopElement->beginId));
    unsigned newEnd = index;
    InsertSeqSync(nowCompound, syncElement, static_cast<int>(newBegin),
                  static_cast<int>(newEnd), syncRecordForList, forEndIndex);
    // A loop may execute zero iterations at runtime. Keep correctness for both
    // paths by not promoting alreadySync from the loop-body traversal into the
    // outer state. We only carry syncFinder updates, matching no-else branch
    // behavior in InsertBranchSync.
    for (size_t bufferIdx = 0; bufferIdx < syncRecordList.size(); bufferIdx++) {
      syncRecordList[bufferIdx].syncFinder =
          syncRecordForList[bufferIdx].syncFinder;
    }
    return (loopElement->endId - loopElement->beginId);
  }
  return 0;
}

unsigned InsertSyncAnalysis::InsertBranchSync(
    unsigned index, CompoundInstanceElement *nowCompound, unsigned begin,
    BranchInstanceElement *branchElement, SyncIRs &syncElement,
    SyncRecordList &syncRecordList,
    const std::optional<unsigned> &forEndIndex) {
  if (branchElement->getBranchKind() == KindOfBranch::IF_END) {
    SyncRecordList syncRecordIfList = syncRecordList;

    // The indices here are positions in `syncElement` (which may be a slice
    // like backSyncIr), so compute ranges relative to `index`.
    unsigned branchIf =
        index - (branchElement->endId - branchElement->beginId);
    unsigned branchElse =
        index - (branchElement->endId - branchElement->branchId);
    unsigned branchEnd = index;

    InsertSeqSync(nowCompound, syncElement, static_cast<int>(branchIf),
                  static_cast<int>(branchElse), syncRecordIfList, forEndIndex);

    if (branchElement->branchId != branchElement->endId) {
      SyncRecordList syncRecordElseList = syncRecordList;
      InsertSeqSync(nowCompound, syncElement, static_cast<int>(branchElse),
                    static_cast<int>(branchEnd), syncRecordElseList, forEndIndex);
      MergeAlreadySync(syncRecordList, syncRecordIfList, syncRecordElseList);
    } else {
      // No else-branch: do not promote `alreadySync`, but keep syncFinder
      // updates from the then-branch.
      for (size_t bufferIdx = 0; bufferIdx < syncRecordList.size(); bufferIdx++) {
        syncRecordList[bufferIdx].syncFinder = syncRecordIfList[bufferIdx].syncFinder;
      }
    }
    return (branchElement->endId - branchElement->beginId);
  } else if (branchElement->getBranchKind() == KindOfBranch::ELSE_BEGIN &&
             index != begin) {
    assert(nowCompound->GetIndex() > branchElement->branchId);
    return (branchElement->branchId - branchElement->beginId);
  }
  return 0;
}

void InsertSyncAnalysis::MergeAlreadySync(
    SyncRecordList &syncRecordList, const SyncRecordList &syncRecordIfList,
    const SyncRecordList &syncRecordElseList) const {
  for (size_t bufferIdx = 0; bufferIdx < syncRecordList.size(); bufferIdx++) {
    for (size_t pipeIdx = 0; pipeIdx < kPipeStateSize; pipeIdx++) {
      if (syncRecordIfList[bufferIdx].alreadySync[pipeIdx] &&
          syncRecordElseList[bufferIdx].alreadySync[pipeIdx]) {
        syncRecordList[bufferIdx].alreadySync[pipeIdx] = true;
      }
    }
  }
}

// ==============================================================================
// 4. Dependency Analysis & Operation Insertion
// ==============================================================================

void InsertSyncAnalysis::InsertSync(
    CompoundInstanceElement *nowCompound, CompoundInstanceElement *frontCompound,
    SyncRecordList &syncRecordList,
    const std::optional<unsigned> &forEndIndex) {
  if (IsNoNeedToInsertSync(nowCompound, frontCompound, forEndIndex.has_value())) {
    return;
  }
  MemAnalyze(nowCompound, frontCompound, syncRecordList, forEndIndex);
}

static std::optional<std::pair<Value, Value>> getDependencySlots(const DepBaseMemInfoPairVec& dependencies)
{
    Value producerSlot;
    Value consumerSlot;
    for (const auto& pair : dependencies) {
        if (!pair.first || !pair.second) {
            return std::nullopt;
        }
        Value producer = findMultiTileSlotExpr(pair.second->baseBuffer);
        Value consumer = findMultiTileSlotExpr(pair.first->baseBuffer);
        if (!producer || !consumer) {
            return std::nullopt;
        }
        bool mismatchedProducer = producerSlot && producerSlot != producer;
        bool mismatchedConsumer = consumerSlot && consumerSlot != consumer;
        if (mismatchedProducer || mismatchedConsumer) {
            return std::nullopt;
        }
        producerSlot = producer;
        consumerSlot = consumer;
    }
    if (!producerSlot || !consumerSlot) {
        return std::nullopt;
    }
    return std::make_pair(producerSlot, consumerSlot);
}

static std::optional<SlotEventSchedule> getSlotEventSchedule(
    Value producerSlot, Value consumerSlot, Operation* producer, Operation* consumer, uint32_t count)
{
    Block* producerBlock = producer->getBlock();
    Block* consumerBlock = consumer->getBlock();
    if (producerBlock != consumerBlock) {
        return std::nullopt;
    }
    auto loop = dyn_cast<scf::ForOp>(producer->getParentOp());
    if (!loop) {
        return std::nullopt;
    }
    IntegerAttr lowerBound;
    bool unitStep = matchPattern(loop.getStep(), m_One());
    bool constantLowerBound = matchPattern(loop.getLowerBound(), m_Constant(&lowerBound));
    if (!unitStep || !constantLowerBound) {
        return std::nullopt;
    }
    if (lowerBound.getValue().isNegative()) {
        return std::nullopt;
    }
    auto producerOffset = getSlotRotationOffset(producerSlot, loop.getInductionVar(), count);
    auto consumerOffset = getSlotRotationOffset(consumerSlot, loop.getInductionVar(), count);
    if (!producerOffset || !consumerOffset) {
        return std::nullopt;
    }
    return SlotEventSchedule{loop, *producerOffset, *consumerOffset, producer->isBeforeInBlock(consumer)};
}

// Returns true if a *same-iter* multi-buffer dep pair can be dropped
// because the producer's and consumer's slot SSA expressions are provably
// disjoint modulo N. Only applied to forward (non-back-edge) deps -- the
// back-edge path still needs to sync per-slot via dyn event id (the
// prefetch idiom). When the analysis is inconclusive (kUnknown / kEqual)
// the dep is kept and the existing conservative path runs.
static bool isForwardDepDroppableBySlotAffine(
    const BaseMemInfo* a, const BaseMemInfo* b, Operation* consumer, Operation* producer)
{
    if (!a || !b) {
        return false;
    }
    size_t aN = a->baseAddresses.size();
    size_t bN = b->baseAddresses.size();
    size_t n = std::max(aN, bN);
    if (n < kPtoMultiBufferMinNum) {
        return false;
    }
    Value slotA = findMultiTileSlotExpr(a->baseBuffer);
    Value slotB = findMultiTileSlotExpr(b->baseBuffer);
    if (!slotA || !slotB) {
        return false;
    }
    // Removing the forward edge requires a balanced slot rotation on the back
    // edge. Unknown schedules retain static program-order synchronization.
    return getSlotEventSchedule(slotB, slotA, producer, consumer, static_cast<uint32_t>(n)).has_value() &&
           compareSlotSSA(slotA, slotB, static_cast<uint32_t>(n)) == SlotRelation::kDisjoint;
}

void InsertSyncAnalysis::MemAnalyze(
    CompoundInstanceElement *nowCompound, CompoundInstanceElement *frontCompound,
    SyncRecordList &syncRecordList,
    const std::optional<unsigned> &forEndIndex) {
  if (isAlreadySync(nowCompound, frontCompound, syncRecordList, 0)) {
    return;
  }

  DepBaseMemInfoPairVec depVec;
  if (!IsMemInfoHasDependency(nowCompound, frontCompound, depVec)) {
    return;
  }

  // Same-iter (forward) deps: drop pairs that the affine analysis proves
  // touch disjoint slots in every iteration of the multi-buffer loop.
  // The owning loop still needs per-slot back-edge synchronization; its
  // boundaries also close the dependency across enclosing iterations.
  auto dependencySlots = getDependencySlots(depVec);
  int slotCount = GetEventIdNum(depVec);
  bool uniformSlots = slotCount > 1 && dependencySlots.has_value();
  if (forEndIndex && uniformSlots) {
      auto schedule = getSlotEventSchedule(
          dependencySlots->first, dependencySlots->second, frontCompound->elementOp, nowCompound->elementOp, slotCount);
      Operation* scope = syncIR_[*forEndIndex]->elementOp;
      if (schedule && scope->isProperAncestor(schedule->loop)) {
          // The owning loop drains its slot events on every exit. An enclosing
          // loop must not add another carried token to these same operations.
          return;
      }
  }
  bool forwardDependency = !forEndIndex.has_value();
  if (forwardDependency && uniformSlots) {
      auto isDroppable = [nowCompound, frontCompound](const std::pair<const BaseMemInfo*, const BaseMemInfo*>& pair) {
          return isForwardDepDroppableBySlotAffine(
              pair.first, pair.second, nowCompound->elementOp, frontCompound->elementOp);
      };
      depVec.erase(std::remove_if(depVec.begin(), depVec.end(), isDroppable), depVec.end());
      if (depVec.empty()) {
          return;
      }
  }

  if (CanPrunePipeVBarrier(nowCompound, frontCompound, depVec, forEndIndex)) {
    return;
  }

  if (forEndIndex.has_value()) {
    int eventIdNum = GetEventIdNum(depVec);
    for (int i = 1; i < eventIdNum; i++) {
      if (isAlreadySync(nowCompound, frontCompound, syncRecordList,
                        static_cast<unsigned>(i))) {
        return;
      }
    }
  }

  InsertSyncOperation(nowCompound, frontCompound, depVec, forEndIndex);
  UpdateSyncRecordInfo(frontCompound, syncRecordList);
}


static void collectAccReadReadDependencies(DepBaseMemInfoPairVec &rrDepVec,
                                           DepBaseMemInfoPairVec &out,
                                           bool &hasDependency) {
  for (auto &pair : rrDepVec) {
    if (pair.first && pair.first->scope == pto::AddressSpace::ACC) {
      out.push_back(pair);
      hasDependency = true;
    }
  }
}

bool InsertSyncAnalysis::IsMemInfoHasDependency(
    CompoundInstanceElement *nowCompound,
    CompoundInstanceElement *frontCompound,
    DepBaseMemInfoPairVec &depBaseMemInfosVec) {
  bool hasDependency = false;
  if (memAnalyzer_.DepBetween(nowCompound->useVec, frontCompound->defVec,
                              depBaseMemInfosVec)) {
    hasDependency = true;
  }
  if (memAnalyzer_.DepBetween(nowCompound->defVec, frontCompound->useVec,
                              depBaseMemInfosVec)) {
    hasDependency = true;
  }
  if (!isTLoadToTLoadWAWExempt(nowCompound, frontCompound)) {
    if (memAnalyzer_.DepBetween(nowCompound->defVec, frontCompound->defVec,
                                depBaseMemInfosVec)) {
      hasDependency = true;
    }
  }
  // Special hazard: ACC (L0C) read/read cross-pipe ordering.
  //
  // Some PTO-ISA sequences have semantically "read/read" patterns on ACC, but
  // executing them concurrently across pipelines can trigger device-side issues.
  if (nowCompound->kPipeValue != frontCompound->kPipeValue) {
    DepBaseMemInfoPairVec rrDepVec;
    if (memAnalyzer_.DepBetween(nowCompound->useVec, frontCompound->useVec,
                               rrDepVec)) {
      collectAccReadReadDependencies(rrDepVec, depBaseMemInfosVec,
                                      hasDependency);
    }
  }
  return hasDependency;
}

bool InsertSyncAnalysis::CanPrunePipeVBarrier(
    const CompoundInstanceElement *nowCompound,
    const CompoundInstanceElement *frontCompound,
    const DepBaseMemInfoPairVec &depBaseMemInfosVec,
    const std::optional<unsigned> &forEndIndex) const {
  if (forEndIndex.has_value()) {
    return false;
  }
  if (!nowCompound || !frontCompound) {
    return false;
  }
  if (nowCompound->kPipeValue != PipelineType::PIPE_V ||
      frontCompound->kPipeValue != PipelineType::PIPE_V) {
    return false;
  }
  // The same-access fast path only applies to a producer output consumed by
  // the next op. A read/write non-DPS operand is scratch state; pruning its
  // WAW dependency would allow two vector instructions to use it concurrently.
  if (hasReadWriteScratchDependency(nowCompound->elementOp,
                                    depBaseMemInfosVec) ||
      hasReadWriteScratchDependency(frontCompound->elementOp,
                                    depBaseMemInfosVec)) {
    return false;
  }
  // PIPE_V has a hardware-safe same-access chain case: exact same-access
  // dependencies from the producer result to the consumer source do not require
  // a vector-pipe barrier once the producer repeat is large enough. Keep the
  // check conservative: all dependency pairs for this candidate must describe
  // the exact same access.
  SmallVector<const BaseMemInfo *, 2> producerAccesses;
  for (const auto &pair : depBaseMemInfosVec) {
    if (!isSameExactAccess(pair.first, pair.second)) {
      return false;
    }
    if (containsExactAccess(nowCompound->useVec, pair.first) &&
        containsExactAccess(frontCompound->defVec, pair.second)) {
      if (!llvm::is_contained(producerAccesses, pair.second)) {
        producerAccesses.push_back(pair.second);
      }
    } else {
      return false;
    }
  }
  if (producerAccesses.empty()) {
    return false;
  }
  // The caller is analyzing this specific front->now dependency. Do not look
  // for a later text-order writer here; it may belong to a different branch
  // path or a zero-trip loop body.
  for (const BaseMemInfo *producerAccess : producerAccesses) {
    auto repeat = getRepeatCountForAccess(producerAccess->baseBuffer);
    if (!repeat || *repeat < kPipeVPruneMinRepeat) {
      return false;
    }
  }
  return true;
}

void InsertSyncAnalysis::InsertPipeBarrierSync(
    const CompoundInstanceElement *nowCompound,
    const CompoundInstanceElement *frontCompound,
    const std::optional<unsigned> &forEndIndex) {
  unsigned insertBarrierId = nowCompound->GetIndex();
  auto barrierOp = std::make_unique<SyncOperation>(
      SyncOperation::TYPE::PIPE_BARRIER, frontCompound->kPipeValue,
      nowCompound->kPipeValue, syncIndex_, insertBarrierId, forEndIndex);
  barrierOp->SetDepSyncIRIndex(frontCompound->GetIndex());
  syncIR_[insertBarrierId]->pipeBefore.push_back(barrierOp.get());
  barrierOp->SetSyncIRIndex(insertBarrierId);

  SmallVector<std::unique_ptr<SyncOperation>> newSync;
  newSync.emplace_back(std::move(barrierOp));
  syncOperations_.emplace_back(std::move(newSync));
}

// Resolve one unambiguous producer/consumer slot SSA pair for the whole
// dependency group and configure a dynamic set/wait pair with it. Returns the
// effective event-id count. Keep per-slot events for a balanced rotation or
// equal slot expressions; missing, ambiguous, or unproven distinct expressions
// use one static event for the whole group.
static int configureDynEventSlots(
    SyncOperation* setOp, SyncOperation* waitOp, const DepBaseMemInfoPairVec& depBaseMemInfosVec, int eventIdNum,
    Operation* producer, Operation* consumer, Operation* loop)
{
    if (eventIdNum <= 1) {
        return eventIdNum;
    }
    auto slots = getDependencySlots(depBaseMemInfosVec);
    if (!slots) {
        return 1;
    }
    auto [producerSlot, consumerSlot] = *slots;
    auto schedule = getSlotEventSchedule(producerSlot, consumerSlot, producer, consumer, eventIdNum);
    if (schedule && schedule->loop != loop) {
        schedule.reset();
    }
    bool sameSlot = compareSlotSSA(producerSlot, consumerSlot, eventIdNum) == SlotRelation::kEqual;
    if (!schedule && !sameSlot) {
        return 1;
    }
    setOp->slotSchedule = schedule;
    waitOp->slotSchedule = schedule;
    setOp->slotSSAExpr = producerSlot;
    setOp->slotCount = static_cast<uint32_t>(eventIdNum);
    waitOp->slotSSAExpr = consumerSlot;
    waitOp->slotCount = static_cast<uint32_t>(eventIdNum);
    return eventIdNum;
}

void InsertSyncAnalysis::InsertCrossPipeEventSync(
    const CompoundInstanceElement *nowCompound,
    const CompoundInstanceElement *frontCompound,
    DepBaseMemInfoPairVec &depBaseMemInfosVec,
    const std::optional<unsigned> &forEndIndex) {
  unsigned insertWaitId = nowCompound->GetIndex();
  unsigned insertSetId = frontCompound->GetIndex();
  auto setOp = std::make_unique<SyncOperation>(
      SyncOperation::TYPE::SET_EVENT, frontCompound->kPipeValue,
      nowCompound->kPipeValue, syncIndex_, insertSetId, forEndIndex);
  auto waitOp = setOp->GetMatchSync(insertWaitId);
  SmallVector<Value> depRoots = GetMemInfoBuffers(depBaseMemInfosVec);
  setOp->depRootBuffers = depRoots;
  waitOp->depRootBuffers = depRoots;
  setOp->SetDepSyncIRIndex(frontCompound->GetIndex());
  waitOp->SetDepSyncIRIndex(frontCompound->GetIndex());

  // Back-edge dependencies may require multi-buffer event IDs. When N
  // dyn event IDs are warranted, also plumb the per-side slot SSA so
  // codegen can lower into `pto.set_flag_dyn` / `pto.wait_flag_dyn`.
  if (forEndIndex.has_value()) {
      int eventIdNum = configureDynEventSlots(
          setOp.get(), waitOp.get(), depBaseMemInfosVec, GetEventIdNum(depBaseMemInfosVec), frontCompound->elementOp,
          nowCompound->elementOp, syncIR_[*forEndIndex]->elementOp);
      setOp->eventIdNum = eventIdNum;
      waitOp->eventIdNum = eventIdNum;
  }

  syncIR_[insertSetId]->pipeAfter.push_back(setOp.get());
  syncIR_[insertWaitId]->pipeBefore.push_back(waitOp.get());

  SmallVector<std::unique_ptr<SyncOperation>> newSync;
  newSync.emplace_back(std::move(setOp));
  newSync.emplace_back(std::move(waitOp));
  syncOperations_.emplace_back(std::move(newSync));
}

void InsertSyncAnalysis::InsertSyncOperation(
    const CompoundInstanceElement *nowCompound,
    const CompoundInstanceElement *frontCompound,
    DepBaseMemInfoPairVec &depBaseMemInfosVec,
    const std::optional<unsigned> &forEndIndex) {
  PipelineType nowPipe = nowCompound->kPipeValue;
  PipelineType frontPipe = frontCompound->kPipeValue;
  if (nowPipe == frontPipe) {
    InsertPipeBarrierSync(nowCompound, frontCompound, forEndIndex);
  } else {
    InsertCrossPipeEventSync(nowCompound, frontCompound, depBaseMemInfosVec,
                             forEndIndex);
  }
  syncIndex_++;
  assert(syncOperations_.size() == syncIndex_);
}

// ==============================================================================
// 5. Sync Record Maintenance
// ==============================================================================

bool InsertSyncAnalysis::isAlreadySync(
    const CompoundInstanceElement *nowCompound,
    const CompoundInstanceElement *frontCompound,
    SyncRecordList &syncRecordList, unsigned recordListIndex) const {
  (void)nowCompound;
  const PipelineType frontPipe = frontCompound->kPipeValue;
  if (recordListIndex >= syncRecordList.size()) {
    return false;
  }
  if (!isValidPipeIndex(frontPipe)) {
    return false;
  }
  return syncRecordList[recordListIndex]
      .alreadySync[static_cast<unsigned>(frontPipe)];
}

void InsertSyncAnalysis::UpdateAlreadySync(const SyncOps &syncVector,
                                           SyncRecordList &syncRecordList,
                                           const PipelineType nowPipeValue) {
  for (auto *sync : syncVector) {
    // A slot-keyed event orders only the selected physical slot. It must not
    // make later accesses through another slot look globally synchronized.
    if (isSlotKeyedSync(sync)) {
      continue;
    }
    for (size_t bufferIdx = 0; bufferIdx < syncRecordList.size(); bufferIdx++) {
      UpdateSyncRecord(sync, syncRecordList[bufferIdx], nowPipeValue);
    }
  }
}

void InsertSyncAnalysis::UpdateSyncRecord(const SyncOperation *sync,
                                          SyncRecord &syncRecord,
                                          PipelineType nowPipeValue) const {
  PipelineType setPipeValue = sync->GetSrcPipe();
  PipelineType waitPipeValue = sync->GetDstPipe();

  // Block-sync mode behaves like a global blocking pipe-s wait.
  if (syncAnalysisMode_ == SyncAnalysisMode::BLOCKSYNC) {
    nowPipeValue = PipelineType::PIPE_S;
    waitPipeValue = PipelineType::PIPE_S;
  }

  if (!isValidPipeIndex(nowPipeValue) || !isValidPipeIndex(waitPipeValue) ||
      !isValidPipeIndex(setPipeValue)) {
    return;
  }

  auto &recordAlready = syncRecord.alreadySync;
  auto &recordFinder = syncRecord.syncFinder;

  bool barrierFinder =
      (nowPipeValue == waitPipeValue) &&
      (sync->GetType() == SyncOperation::TYPE::PIPE_BARRIER);
  if (barrierFinder) {
    recordAlready[static_cast<unsigned>(nowPipeValue)] = true;
    return;
  }

  bool canTransitivelyEliminate =
      recordAlready[static_cast<unsigned>(waitPipeValue)] ||
      (nowPipeValue == waitPipeValue);
  if (!canTransitivelyEliminate) {
    return;
  }

  if (recordFinder[sync->GetSyncIndex()] &&
      (sync->GetType() == SyncOperation::TYPE::SET_EVENT ||
       sync->GetType() == SyncOperation::TYPE::SYNC_BLOCK_SET)) {
    recordAlready[static_cast<unsigned>(setPipeValue)] = true;
  }

  if (sync->GetType() == SyncOperation::TYPE::WAIT_EVENT ||
      sync->GetType() == SyncOperation::TYPE::SYNC_BLOCK_WAIT) {
    recordFinder[sync->GetSyncIndex()] = true;
  }
}

void InsertSyncAnalysis::UpdateSyncRecordInfo(
    const CompoundInstanceElement *frontCompound,
    SyncRecordList &syncRecordList) {
  (void)frontCompound;
  assert(!syncOperations_.empty());
  auto &syncPair = syncOperations_.back();
  assert(!syncPair.empty());

  auto *newSync = syncPair[0].get();
  // Dynamic event IDs cover one runtime-selected slot, not the complete pipe
  // dependency represented by this record.
  if (isSlotKeyedSync(newSync)) {
    return;
  }
  for (size_t bufferIdx = 0; bufferIdx < syncRecordList.size(); bufferIdx++) {
    if (!isValidPipeIndex(newSync->GetSrcPipe())) {
      continue;
    }
    syncRecordList[bufferIdx]
        .alreadySync[static_cast<unsigned>(newSync->GetSrcPipe())] = true;
  }
}

// ==============================================================================
// 6. Final Barrier
// ==============================================================================

void InsertSyncAnalysis::InsertLastPipeAll() {
  for (auto it = syncIR_.rbegin(); it != syncIR_.rend(); ++it) {
    auto *element = it->get();
    if (isa<PlaceHolderInstanceElement>(element)) {
      continue;
    }

    auto barrierOp = std::make_unique<SyncOperation>(
        SyncOperation::TYPE::PIPE_BARRIER, PipelineType::PIPE_ALL,
        PipelineType::PIPE_ALL, syncIndex_, element->GetIndex(), std::nullopt);
    barrierOp->MarkAutoSyncTailBarrier();

    SyncOperation *barrierRawPtr = barrierOp.get();
    SmallVector<std::unique_ptr<SyncOperation>> syncGroup;
    syncGroup.emplace_back(std::move(barrierOp));
    syncOperations_.emplace_back(std::move(syncGroup));
    syncIndex_++;

    element->pipeAfter.push_back(barrierRawPtr);
    return;
  }
}

// ==============================================================================
// 7. Helpers
// ==============================================================================

SmallVector<Value> InsertSyncAnalysis::GetMemInfoBuffers(
    const DepBaseMemInfoPairVec &depBaseMemInfosVec) const {
  llvm::DenseSet<Value> touchedBuffer;
  SmallVector<Value> result;
  for (auto &pair : depBaseMemInfosVec) {
    if (pair.first && pair.first->rootBuffer) {
      touchedBuffer.insert(pair.first->rootBuffer);
    }
    if (pair.second && pair.second->rootBuffer) {
      touchedBuffer.insert(pair.second->rootBuffer);
    }
  }
  for (auto v : touchedBuffer) {
    result.push_back(v);
  }
  llvm::sort(result, [](Value lhs, Value rhs) {
    return lhs.getAsOpaquePointer() < rhs.getAsOpaquePointer();
  });
  return result;
}

int InsertSyncAnalysis::GetEventIdNum(
    const DepBaseMemInfoPairVec &depBaseMemInfosVec) const {
  // A back-edge dependency benefits from N dynamic event IDs whenever at
  // least one side is a multi-buffer access. We detect that from the
  // BaseMemInfo's `baseAddresses` size, which the translator and alias
  // propagation keep aligned with the represented slot set:
  //   - kSingle / const-slot              : size == 1
  //   - dyn-slot (PTOIRTranslator default) : size == N (all slots, conservative)
  // For the alias to even reach this point both sides share a root, so the
  // slot count derived from either side's full address set should be the
  // same N. We pick the max to be robust against accidental narrowing.
  int eventIdNum = 1;
  for (const auto &pair : depBaseMemInfosVec) {
    bool isLocalA =
        pair.first && (pair.first->scope == pto::AddressSpace::MAT ||
                       pair.first->scope == pto::AddressSpace::VEC);
    bool isLocalB =
        pair.second && (pair.second->scope == pto::AddressSpace::MAT ||
                        pair.second->scope == pto::AddressSpace::VEC);
    if (!isLocalA && !isLocalB) {
      continue;
    }
    size_t aN = pair.first ? pair.first->baseAddresses.size() : 1;
    size_t bN = pair.second ? pair.second->baseAddresses.size() : 1;
    int pairN = static_cast<int>(std::max(aN, bN));
    if (pairN <= 1) {
      continue;
    }
    if (eventIdNum == 1) {
      eventIdNum = pairN;
    } else if (eventIdNum != pairN) {
      // Multiple dep pairs disagreeing on N: fall back to single event id
      // for safety. With more work this could be relaxed by per-pair
      // multi-buffer reasoning.
      return 1;
    }
  }
  return eventIdNum;
}

bool InsertSyncAnalysis::IsGMHazard(
    const CompoundInstanceElement *nowCompound,
    const CompoundInstanceElement *frontCompound) const {
  auto hasGM = [](const SmallVector<const BaseMemInfo *> &vec) {
    for (const auto *info : vec) {
      if (info->scope == pto::AddressSpace::GM) {
        return true;
      }
    }
    return false;
  };

  bool frontWritesGM = hasGM(frontCompound->defVec);
  bool frontReadsGM = hasGM(frontCompound->useVec);

  bool nowWritesGM = hasGM(nowCompound->defVec);
  bool nowReadsGM = hasGM(nowCompound->useVec);
  if (frontWritesGM && nowReadsGM) {
    return true; // RAW
  }
  if (frontReadsGM && nowWritesGM) {
    return true; // WAR
  }
  if (frontWritesGM && nowWritesGM) {
    return true; // WAW
  }

  // RAR is considered safe for GM in this simplified model.
  return false;
}

} // namespace mlir::pto
