// Seed: 3716273673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output tri id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_8 = 32'd40
) (
    output uwire id_0,
    input  tri   _id_1,
    output uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output uwire id_6,
    output wand  id_7
    , id_10,
    input  wire  _id_8
);
  wire [id_1 : -1  !=?  id_8] id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_10
  );
endmodule
