Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Apr 13 13:21:46 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nahid_timing_summary_routed.rpt -rpx Nahid_timing_summary_routed.rpx
| Design       : Nahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 74 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1749        0.061        0.000                      0                 1749       14.020        0.000                       0                  1309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 15.000}     42.000          23.810          
  c1/cycle[0]  {0.000 15.000}     42.000          23.810          
  c1/cycle[1]  {0.000 15.000}     42.000          23.810          
  c1/cycle[2]  {0.000 15.000}     42.000          23.810          
  c1/cycle[3]  {0.000 15.000}     42.000          23.810          
  c1/cycle[4]  {0.000 15.000}     42.000          23.810          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 29.623        0.000                      0                 1176        0.061        0.000                      0                 1176       14.020        0.000                       0                  1235  
  c1/cycle[0]        0.000        0.000                      0                   30        0.719        0.000                      0                   30       14.500        0.000                       0                    72  
  c1/cycle[1]        0.000        0.000                      0                   54        0.291        0.000                      0                   54       14.500        0.000                       0                    74  
  c1/cycle[2]        0.000        0.000                      0                   45        0.914        0.000                      0                   45       14.500        0.000                       0                    74  
  c1/cycle[3]        0.000        0.000                      0                   47        0.717        0.000                      0                   47       14.500        0.000                       0                    74  
  c1/cycle[4]        0.000        0.000                      0                   65        0.871        0.000                      0                   65       14.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c1/cycle[0]   clk                10.730        0.000                      0                  799        0.165        0.000                      0                  799  
c1/cycle[1]   clk                 4.680        0.000                      0                  798        0.100        0.000                      0                  798  
c1/cycle[2]   clk                 8.599        0.000                      0                  797        0.191        0.000                      0                  797  
c1/cycle[3]   clk                 6.165        0.000                      0                  796        0.491        0.000                      0                  796  
c1/cycle[4]   clk                10.763        0.000                      0                  798        0.249        0.000                      0                  798  
c1/cycle[1]   c1/cycle[0]         0.000        0.000                      0                   53        0.385        0.000                      0                   53  
c1/cycle[2]   c1/cycle[0]         0.000        0.000                      0                   45        0.445        0.000                      0                   45  
c1/cycle[3]   c1/cycle[0]         0.000        0.000                      0                   46        0.495        0.000                      0                   46  
c1/cycle[4]   c1/cycle[0]         0.000        0.000                      0                   64        0.516        0.000                      0                   64  
c1/cycle[0]   c1/cycle[1]         0.000        0.000                      0                   32        0.578        0.000                      0                   32  
c1/cycle[2]   c1/cycle[1]         0.000        0.000                      0                   45        0.459        0.000                      0                   45  
c1/cycle[3]   c1/cycle[1]         0.000        0.000                      0                   47        0.404        0.000                      0                   47  
c1/cycle[4]   c1/cycle[1]         0.000        0.000                      0                   66        0.391        0.000                      0                   66  
c1/cycle[0]   c1/cycle[2]         0.000        0.000                      0                   32        0.645        0.000                      0                   32  
c1/cycle[1]   c1/cycle[2]         0.000        0.000                      0                   54        0.326        0.000                      0                   54  
c1/cycle[3]   c1/cycle[2]         0.000        0.000                      0                   47        0.515        0.000                      0                   47  
c1/cycle[4]   c1/cycle[2]         0.000        0.000                      0                   66        0.195        0.000                      0                   66  
c1/cycle[0]   c1/cycle[3]         0.000        0.000                      0                   32        0.654        0.000                      0                   32  
c1/cycle[1]   c1/cycle[3]         0.000        0.000                      0                   54        0.290        0.000                      0                   54  
c1/cycle[2]   c1/cycle[3]         0.000        0.000                      0                   45        0.633        0.000                      0                   45  
c1/cycle[4]   c1/cycle[3]         0.000        0.000                      0                   66        0.487        0.000                      0                   66  
c1/cycle[0]   c1/cycle[4]         0.000        0.000                      0                   32        0.644        0.000                      0                   32  
c1/cycle[1]   c1/cycle[4]         0.000        0.000                      0                   53        0.442        0.000                      0                   53  
c1/cycle[2]   c1/cycle[4]         0.000        0.000                      0                   44        0.572        0.000                      0                   44  
c1/cycle[3]   c1/cycle[4]         0.000        0.000                      0                   46        0.457        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       29.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.623ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r3/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        12.230ns  (logic 3.341ns (27.318%)  route 8.889ns (72.682%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    14.958    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    15.289 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.362    16.651    data1/muxr3/add4resul[13]
    SLICE_X14Y90         LUT5 (Prop_lut5_I1_O)        0.348    16.999 r  data1/muxr3/o[13]_i_1/O
                         net (fo=1, routed)           0.000    16.999    data1/r3/D[13]
    SLICE_X14Y90         FDRE                                         r  data1/r3/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r3/clk_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  data1/r3/o_reg[13]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X14Y90         FDRE (Setup_fdre_C_D)        0.079    46.622    data1/r3/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -16.999    
  -------------------------------------------------------------------
                         slack                                 29.623    

Slack (MET) :             29.658ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 3.301ns (27.187%)  route 8.841ns (72.813%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 46.333 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.371 r  c1/o_reg[15]_i_2/O[3]
                         net (fo=2, routed)           1.155    14.526    c1/o_reg[15][3]
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.334    14.860 r  c1/o[15]_i_3/O
                         net (fo=4, routed)           1.725    16.585    data1/muxr6/add4resul[15]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.326    16.911 r  data1/muxr6/o[15]_i_1/O
                         net (fo=1, routed)           0.000    16.911    data1/r6/D[15]
    SLICE_X9Y86          FDRE                                         r  data1/r6/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    46.333    data1/r6/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  data1/r6/o_reg[15]/C
                         clock pessimism              0.243    46.576    
                         clock uncertainty           -0.035    46.540    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.029    46.569    data1/r6/o_reg[15]
  -------------------------------------------------------------------
                         required time                         46.569    
                         arrival time                         -16.911    
  -------------------------------------------------------------------
                         slack                                 29.658    

Slack (MET) :             29.665ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        12.188ns  (logic 3.341ns (27.411%)  route 8.847ns (72.589%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    14.958    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    15.289 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.320    16.610    data1/muxr10/add4resul[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.348    16.958 r  data1/muxr10/o[13]_i_1/O
                         net (fo=1, routed)           0.000    16.958    data1/r10/D[13]
    SLICE_X10Y88         FDRE                                         r  data1/r10/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  data1/r10/o_reg[13]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X10Y88         FDRE (Setup_fdre_C_D)        0.077    46.622    data1/r10/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -16.958    
  -------------------------------------------------------------------
                         slack                                 29.665    

Slack (MET) :             29.838ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r4/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        12.018ns  (logic 3.415ns (28.415%)  route 8.603ns (71.585%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.172 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.172    c1/o_reg[15]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.485 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           1.156    14.641    c1/o_reg[19][3]
    SLICE_X3Y90          LUT3 (Prop_lut3_I0_O)        0.334    14.975 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           1.487    16.461    data1/muxr4/add4resul[19]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.326    16.787 r  data1/muxr4/o[19]_i_1/O
                         net (fo=1, routed)           0.000    16.787    data1/r4/D[19]
    SLICE_X12Y91         FDRE                                         r  data1/r4/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r4/clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  data1/r4/o_reg[19]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.081    46.625    data1/r4/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.625    
                         arrival time                         -16.787    
  -------------------------------------------------------------------
                         slack                                 29.838    

Slack (MET) :             29.845ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        11.961ns  (logic 3.341ns (27.933%)  route 8.620ns (72.067%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 46.339 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    14.958    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    15.289 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.093    16.382    data1/muxr6/add4resul[13]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.348    16.730 r  data1/muxr6/o[13]_i_1/O
                         net (fo=1, routed)           0.000    16.730    data1/r6/D[13]
    SLICE_X11Y90         FDRE                                         r  data1/r6/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522    46.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  data1/r6/o_reg[13]/C
                         clock pessimism              0.243    46.582    
                         clock uncertainty           -0.035    46.546    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.029    46.575    data1/r6/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -16.730    
  -------------------------------------------------------------------
                         slack                                 29.845    

Slack (MET) :             29.852ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        11.954ns  (logic 3.433ns (28.719%)  route 8.521ns (71.281%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.172 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.172    c1/o_reg[15]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.506 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.989    14.495    c1/o_reg[19][1]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.329    14.824 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           1.571    16.395    data1/muxr6/add4resul[17]
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.328    16.723 r  data1/muxr6/o[17]_i_1/O
                         net (fo=1, routed)           0.000    16.723    data1/r6/D[17]
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[17]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)        0.031    46.575    data1/r6/o_reg[17]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -16.723    
  -------------------------------------------------------------------
                         slack                                 29.852    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r4/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        12.000ns  (logic 3.341ns (27.842%)  route 8.659ns (72.158%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    14.958    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    15.289 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.132    16.421    data1/muxr4/add4resul[13]
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.348    16.769 r  data1/muxr4/o[13]_i_1/O
                         net (fo=1, routed)           0.000    16.769    data1/r4/D[13]
    SLICE_X10Y87         FDRE                                         r  data1/r4/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r4/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  data1/r4/o_reg[13]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X10Y87         FDRE (Setup_fdre_C_D)        0.081    46.625    data1/r4/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.625    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.867ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        11.985ns  (logic 2.859ns (23.855%)  route 9.126ns (76.145%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 46.335 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.166 r  c1/o_reg[11]_i_2/O[0]
                         net (fo=2, routed)           1.391    14.557    c1/o_reg[11]_0[0]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.299    14.856 r  c1/o[8]_i_1/O
                         net (fo=5, routed)           1.774    16.630    data1/muxr10/add4resul[8]
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  data1/muxr10/o[8]_i_1/O
                         net (fo=1, routed)           0.000    16.754    data1/r10/D[8]
    SLICE_X10Y84         FDRE                                         r  data1/r10/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.518    46.335    data1/r10/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  data1/r10/o_reg[8]/C
                         clock pessimism              0.243    46.578    
                         clock uncertainty           -0.035    46.542    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.079    46.621    data1/r10/o_reg[8]
  -------------------------------------------------------------------
                         required time                         46.621    
                         arrival time                         -16.754    
  -------------------------------------------------------------------
                         slack                                 29.867    

Slack (MET) :             29.922ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        11.934ns  (logic 3.415ns (28.616%)  route 8.519ns (71.384%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 46.341 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.172 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.172    c1/o_reg[15]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.485 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           1.156    14.641    c1/o_reg[19][3]
    SLICE_X3Y90          LUT3 (Prop_lut3_I0_O)        0.334    14.975 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           1.403    16.377    data1/muxr6/add4resul[19]
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.326    16.703 r  data1/muxr6/o[19]_i_1/O
                         net (fo=1, routed)           0.000    16.703    data1/r6/D[19]
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524    46.341    data1/r6/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[19]/C
                         clock pessimism              0.243    46.584    
                         clock uncertainty           -0.035    46.548    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.077    46.625    data1/r6/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.625    
                         arrival time                         -16.703    
  -------------------------------------------------------------------
                         slack                                 29.922    

Slack (MET) :             29.922ns  (required time - arrival time)
  Source:                 data1/y2/o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r4/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (clk rise@42.000ns - clk rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 3.433ns (28.774%)  route 8.498ns (71.226%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    data1/y2/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  data1/y2/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  data1/y2/o_reg[10]/Q
                         net (fo=4, routed)           2.581     7.806    data1/mux2add4/y2r[10]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  data1/mux2add4/o[11]_i_43/O
                         net (fo=1, routed)           0.466     8.396    data1/mux2add4/o[11]_i_43_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.520 r  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.962     9.482    c1/op2add4[10]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  c1/o[23]_i_38/O
                         net (fo=1, routed)           0.000     9.606    c1/o[23]_i_38_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.139 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.139    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    12.208    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    12.360 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    12.360    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    12.830 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.830    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.944    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.058    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.172 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.172    c1/o_reg[15]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.506 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.989    14.495    c1/o_reg[19][1]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.329    14.824 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           1.548    16.372    data1/muxr4/add4resul[17]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.328    16.700 r  data1/muxr4/o[17]_i_1/O
                         net (fo=1, routed)           0.000    16.700    data1/r4/D[17]
    SLICE_X12Y94         FDRE                                         r  data1/r4/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r4/clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  data1/r4/o_reg[17]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)        0.077    46.622    data1/r4/o_reg[17]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -16.700    
  -------------------------------------------------------------------
                         slack                                 29.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.480%)  route 0.241ns (53.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X12Y99         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]/Q
                         net (fo=3, routed)           0.241     1.821    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/D_OUT[0]
    SLICE_X12Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_0
    SLICE_X12Y100        FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X12Y100        FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.120     1.805    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.885%)  route 0.237ns (53.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.572     1.414    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X10Y100        FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164     1.578 f  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=2, routed)           0.237     1.815    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/inv_sqrt_int[11]_11[7]
    SLICE_X11Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rtl.gen_reg.d_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.860    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[6]_0
    SLICE_X11Y97         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.845     1.934    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X11Y97         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[7]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.092     1.779    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.524%)  route 0.273ns (59.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.603     1.445    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X3Y97          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=4, routed)           0.273     1.859    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg_reg[3][2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I0_O)        0.045     1.904 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.904    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]_0
    SLICE_X0Y100         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X0Y100         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.092     1.808    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.726%)  route 0.290ns (67.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.603     1.445    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X3Y99          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=3, routed)           0.290     1.876    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[5]
    SLICE_X3Y102         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X3Y102         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.063     1.779    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.034%)  route 0.266ns (55.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.572     1.414    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X10Y101        FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.164     1.578 f  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[7]/Q
                         net (fo=2, routed)           0.266     1.844    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/inv_sqrt_int[11]_11[8]
    SLICE_X11Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rtl.gen_reg.d_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.889    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[7]_0
    SLICE_X11Y98         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.845     1.934    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X11Y98         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[8]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092     1.779    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.592     1.434    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y118         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.056     1.631    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/D[6]
    SLICE_X7Y118         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.860     1.950    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y118         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.515     1.434    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.078     1.512    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.589     1.431    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y121         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.056     1.628    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/D[17]
    SLICE_X5Y121         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.857     1.947    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y121         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.515     1.431    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.076     1.507    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.592     1.434    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y118         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056     1.631    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X7Y118         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.860     1.950    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y118         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.515     1.434    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.076     1.510    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.143%)  route 0.298ns (67.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X5Y99          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=3, routed)           0.298     1.883    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[3]
    SLICE_X8Y100         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X8Y100         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.063     1.748    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.564     1.406    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X13Y118        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.068     1.615    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]_0[4]
    SLICE_X13Y118        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.833     1.922    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X13Y118        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.515     1.406    
    SLICE_X13Y118        FDRE (Hold_fdre_C_D)         0.071     1.477    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 15.000 }
Period(ns):         42.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         42.000      39.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         42.000      41.000     SLICE_X1Y106   c1/FSM_sequential_cycle_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         42.000      41.000     SLICE_X1Y107   c1/FSM_sequential_cycle_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         42.000      41.000     SLICE_X1Y107   c1/FSM_sequential_cycle_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         42.000      41.000     SLICE_X1Y106   c1/FSM_sequential_cycle_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         42.000      41.000     SLICE_X1Y107   c1/FSM_sequential_cycle_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         42.000      41.000     SLICE_X4Y108   data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         42.000      41.000     SLICE_X2Y108   data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[22].pipe_reg[22][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         42.000      41.000     SLICE_X2Y109   data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         42.000      41.000     SLICE_X2Y111   data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X10Y97   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X10Y97   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X12Y99   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X12Y99   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X12Y99   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         27.000      26.020     SLICE_X12Y99   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         15.000      14.020     SLICE_X2Y108   data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X2Y107   data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         15.000      14.020     SLICE_X2Y108   data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X2Y107   data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y96   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X12Y99   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X12Y99   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.719ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        9.730ns  (logic 0.124ns (1.274%)  route 9.606ns (98.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 22.068 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.472ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    29.956    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.283    21.058    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.100    21.158 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.068    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.451    22.519    
                         clock uncertainty           -0.035    22.484    
                         time borrowed                7.472    29.956    
  -------------------------------------------------------------------
                         required time                         29.956    
                         arrival time                         -29.956    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        7.815ns  (logic 0.124ns (1.587%)  route 7.691ns (98.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns = ( 21.584 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      6.042ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           2.028    28.042    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.094    20.869    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.100    20.969 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614    21.584    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.451    22.035    
                         clock uncertainty           -0.035    22.000    
                         time borrowed                6.042    28.042    
  -------------------------------------------------------------------
                         required time                         28.042    
                         arrival time                         -28.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 0.124ns (1.610%)  route 7.576ns (98.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.780ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         14.908ns
    Time borrowed from endpoint:      5.730ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.161     9.388    c1/cycle[0]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     9.512 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           3.414    12.926    c1/enable2_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.241     6.016    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.100     6.116 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     6.780    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.451     7.231    
                         clock uncertainty           -0.035     7.196    
                         time borrowed                5.730    12.926    
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.496ns  (logic 0.124ns (1.909%)  route 6.372ns (98.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.458ns = ( 21.458 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         27.085ns
    Time borrowed from endpoint:      4.848ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.372    26.598    c1/cycle[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.124    26.722 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.722    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.056    20.831    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.100    20.931 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.527    21.458    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.451    21.909    
                         clock uncertainty           -0.035    21.874    
                         time borrowed                4.848    26.722    
  -------------------------------------------------------------------
                         required time                         26.722    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns = ( 21.449 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      4.767ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.494    23.720    c1/cycle[0]
    SLICE_X6Y102         LUT5 (Prop_lut5_I2_O)        0.124    23.844 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.788    26.632    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.094    20.869    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.100    20.969 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.480    21.449    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.451    21.900    
                         clock uncertainty           -0.035    21.865    
                         time borrowed                4.767    26.632    
  -------------------------------------------------------------------
                         required time                         26.632    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 0.124ns (1.904%)  route 6.388ns (98.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.580ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         15.040ns
    Time borrowed from endpoint:      4.743ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.388    11.615    c1/cycle[0]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.124    11.739 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.739    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.094     5.869    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.100     5.969 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.611     6.580    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.451     7.031    
                         clock uncertainty           -0.035     6.996    
                         time borrowed                4.743    11.739    
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.327ns  (logic 0.124ns (1.960%)  route 6.203ns (98.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.504ns = ( 21.504 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.022ns
    Computed max time borrow:         26.978ns
    Time borrowed from endpoint:      4.634ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.691    23.917    c1/cycle[0]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124    24.041 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.512    26.553    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.056    20.831    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.100    20.931 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.573    21.504    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.451    21.955    
                         clock uncertainty           -0.035    21.920    
                         time borrowed                4.634    26.553    
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                         -26.553    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.600ns  (logic 0.124ns (1.879%)  route 6.476ns (98.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.827ns = ( 21.827 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         27.081ns
    Time borrowed from endpoint:      4.583ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.476    26.702    c1/cycle[0]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.124    26.826 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.826    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.283    21.058    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.100    21.158 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.668    21.827    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.451    22.278    
                         clock uncertainty           -0.035    22.243    
                         time borrowed                4.583    26.826    
  -------------------------------------------------------------------
                         required time                         26.826    
                         arrival time                         -26.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        5.795ns  (logic 0.124ns (2.140%)  route 5.671ns (97.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 21.263 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.054ns
    Computed max time borrow:         26.946ns
    Time borrowed from endpoint:      4.342ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.935    25.161    c1/cycle[0]
    SLICE_X11Y103        LUT4 (Prop_lut4_I1_O)        0.124    25.285 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.736    26.021    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.853    20.628    c1/cycle[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.100    20.728 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.535    21.263    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.451    21.714    
                         clock uncertainty           -0.035    21.679    
                         time borrowed                4.342    26.021    
  -------------------------------------------------------------------
                         required time                         26.021    
                         arrival time                         -26.021    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.124ns (1.968%)  route 6.175ns (98.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.780ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         14.939ns
    Time borrowed from endpoint:      4.330ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.173     9.399    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           2.002    11.526    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.241     6.016    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.100     6.116 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     6.780    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/G
                         clock pessimism              0.451     7.231    
                         clock uncertainty           -0.035     7.196    
                         time borrowed                4.330    11.526    
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.045ns (2.800%)  route 1.562ns (97.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.750     2.334    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.045     2.379 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.191    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.563     2.700    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I2_O)        0.056     2.756 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.919    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.553     2.366    
                         clock uncertainty            0.035     2.402    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.472    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        1.837ns  (logic 0.045ns (2.450%)  route 1.792ns (97.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 17.859 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.841    17.424    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.045    17.469 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951    18.420    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.440    17.576    c1/cycle[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.056    17.632 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227    17.859    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.553    17.306    
                         clock uncertainty            0.035    17.341    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070    17.411    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                        -17.411    
                         arrival time                          18.420    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.045ns (1.811%)  route 2.440ns (98.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.532     3.116    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I1_O)        0.045     3.161 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     4.069    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.800     2.936    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.992 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.369    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.553     2.815    
                         clock uncertainty            0.035     2.851    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     2.911    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.045ns (1.571%)  route 2.819ns (98.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.581     3.164    c1/cycle[0]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.045     3.209 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.447    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.815     2.952    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.056     3.008 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.534    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.553     2.981    
                         clock uncertainty            0.035     3.016    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.073    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.570ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.696ns  (logic 0.045ns (1.669%)  route 2.651ns (98.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 18.165 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.525    18.108    c1/cycle[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.045    18.153 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    19.280    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.654    17.791    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.056    17.847 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318    18.165    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.553    17.612    
                         clock uncertainty            0.035    17.648    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062    17.710    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.710    
                         arrival time                          19.280    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.045ns (1.765%)  route 2.505ns (98.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.505     4.088    c1/cycle[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.045     4.133 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.133    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.558     2.694    c1/cycle[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.056     2.750 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.984    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.553     2.431    
                         clock uncertainty            0.035     2.466    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.557    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           4.133    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.806     3.390    c1/cycle[0]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     3.435 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756     4.191    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.542     2.678    c1/cycle[0]
    SLICE_X4Y108         LUT5 (Prop_lut5_I3_O)        0.056     2.734 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290     3.025    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.553     2.471    
                         clock uncertainty            0.035     2.507    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070     2.577    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           4.191    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.541ns  (logic 0.045ns (1.771%)  route 2.496ns (98.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 17.838 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.496    19.079    c1/cycle[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045    19.124 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    19.124    c1/enable10_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.482    17.619    c1/cycle[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I3_O)        0.056    17.675 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164    17.838    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.553    17.285    
                         clock uncertainty            0.035    17.320    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.091    17.411    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                        -17.411    
                         arrival time                          19.124    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.045ns (1.641%)  route 2.697ns (98.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.505     3.089    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     3.134 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.192     4.326    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.544     2.681    c1/cycle[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.737 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.052    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.553     2.499    
                         clock uncertainty            0.035     2.535    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.070     2.605    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.560ns  (logic 0.045ns (1.758%)  route 2.515ns (98.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 17.838 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.515    19.099    c1/cycle[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.045    19.144 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    19.144    c1/enable1_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.482    17.619    c1/cycle[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I3_O)        0.056    17.675 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164    17.838    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.553    17.285    
                         clock uncertainty            0.035    17.320    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.092    17.412    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                        -17.412    
                         arrival time                          19.144    
  -------------------------------------------------------------------
                         slack                                  1.731    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[0]
Waveform(ns):       { 0.000 15.000 }
Period(ns):         42.000
Sources:            { c1/FSM_sequential_cycle_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X11Y105  c1/clr9_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y108   c1/enable11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102   c1/enable2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100   c1/enable3_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102   c1/enable4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102   c1/enable5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100   c1/enable8_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y100   c1/opadd2_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y98    c1/opadd3_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X10Y98   c1/opadd3_reg[1]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        9.678ns  (logic 0.124ns (1.281%)  route 9.554ns (98.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.947ns = ( 21.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      7.540ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    29.903    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.622    21.396    c1/cycle[1]
    SLICE_X6Y103         LUT5 (Prop_lut5_I1_O)        0.100    21.496 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.947    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.451    22.399    
                         clock uncertainty           -0.035    22.363    
                         time borrowed                7.540    29.903    
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -29.903    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        10.245ns  (logic 0.124ns (1.210%)  route 10.121ns (98.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.043ns = ( 23.043 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.012ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.470    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.951    21.725    c1/cycle[1]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.100    21.825 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    23.043    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.451    23.494    
                         clock uncertainty           -0.035    23.459    
                         time borrowed                7.012    30.470    
  -------------------------------------------------------------------
                         required time                         30.470    
                         arrival time                         -30.470    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.200ns  (logic 0.124ns (1.512%)  route 8.076ns (98.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns = ( 21.449 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.560ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.425    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.124    20.898    c1/cycle[1]
    SLICE_X4Y104         LUT5 (Prop_lut5_I1_O)        0.100    20.998 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.449    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.451    21.900    
                         clock uncertainty           -0.035    21.865    
                         time borrowed                6.560    28.425    
  -------------------------------------------------------------------
                         required time                         28.425    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.188ns  (logic 0.124ns (1.514%)  route 8.064ns (98.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns = ( 21.524 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.413    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.122    20.896    c1/cycle[1]
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.100    20.996 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.524    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.451    21.975    
                         clock uncertainty           -0.035    21.940    
                         time borrowed                6.473    28.413    
  -------------------------------------------------------------------
                         required time                         28.413    
                         arrival time                         -28.413    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.222ns  (logic 0.124ns (1.508%)  route 8.098ns (98.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.872ns = ( 21.872 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.159ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.447    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.548    21.322    c1/cycle[1]
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.100    21.422 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.872    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.451    22.323    
                         clock uncertainty           -0.035    22.288    
                         time borrowed                6.159    28.447    
  -------------------------------------------------------------------
                         required time                         28.447    
                         arrival time                         -28.447    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.012ns  (logic 0.124ns (1.768%)  route 6.888ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.618ns = ( 21.618 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      5.203ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           3.308    27.238    c1/clr5_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.293    21.067    c1/cycle[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I4_O)        0.100    21.167 r  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.452    21.618    c1/clr10_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/G
                         clock pessimism              0.451    22.070    
                         clock uncertainty           -0.035    22.034    
                         time borrowed                5.203    27.238    
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                         -27.238    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.114ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         14.939ns
    Time borrowed from endpoint:      5.123ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.488     8.713    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    12.653    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.575     6.349    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.100     6.449 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665     7.114    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.451     7.566    
                         clock uncertainty           -0.035     7.530    
                         time borrowed                5.123    12.653    
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.340ns  (logic 0.124ns (1.689%)  route 7.216ns (98.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 22.056 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      5.094ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    27.566    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.730    21.504    c1/cycle[1]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.100    21.604 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    22.056    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.451    22.507    
                         clock uncertainty           -0.035    22.472    
                         time borrowed                5.094    27.566    
  -------------------------------------------------------------------
                         required time                         27.566    
                         arrival time                         -27.566    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.114ns = ( 22.114 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      4.992ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    27.522    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.575    21.349    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.100    21.449 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    22.114    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.451    22.566    
                         clock uncertainty           -0.035    22.530    
                         time borrowed                4.992    27.522    
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -27.522    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        6.300ns  (logic 0.124ns (1.968%)  route 6.176ns (98.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.514ns = ( 21.514 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      4.596ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.596    26.525    c1/clr5_reg_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.067    20.841    c1/cycle[1]
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.100    20.941 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.573    21.514    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[1]/G
                         clock pessimism              0.451    21.965    
                         clock uncertainty           -0.035    21.930    
                         time borrowed                4.596    26.525    
  -------------------------------------------------------------------
                         required time                         26.525    
                         arrival time                         -26.525    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        3.056ns  (logic 0.100ns (3.273%)  route 2.956ns (96.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.685ns = ( 22.685 - 15.000 ) 
    Source Clock Delay      (SCD):    4.774ns = ( 19.774 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.956    22.730    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.100    22.830 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.000    22.830    c1/enable3_reg_i_1_n_0
    SLICE_X7Y98          LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.680    21.905    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.124    22.029 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.656    22.685    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/G
                         clock pessimism             -0.451    22.234    
                         clock uncertainty            0.035    22.270    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.269    22.539    c1/seladd2_1_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.539    
                         arrival time                          22.830    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.045ns (2.531%)  route 1.733ns (97.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.733     3.316    c1/cycle[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I2_O)        0.045     3.361 f  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.361    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956     3.091    c1/cycle[1]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.056     3.147 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.269     3.417    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.553     2.863    
                         clock uncertainty            0.035     2.899    
    SLICE_X2Y99          LDCE (Hold_ldce_G_D)         0.120     3.019    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.045ns (2.123%)  route 2.074ns (97.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.074     3.657    c1/cycle[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.045     3.702 f  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.702    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.107     3.243    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.056     3.299 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.704    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.553     3.151    
                         clock uncertainty            0.035     3.186    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.121     3.307    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.185%)  route 2.014ns (97.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.014     3.597    c1/cycle[1]
    SLICE_X10Y98         LUT4 (Prop_lut4_I1_O)        0.045     3.642 r  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.642    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X10Y98         LDCE                                         r  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.107     3.243    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.056     3.299 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.539    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.553     2.986    
                         clock uncertainty            0.035     3.021    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.121     3.142    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.045ns (2.055%)  route 2.145ns (97.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.170     2.753    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.045     2.798 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.772    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.021     3.157    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.213 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.589    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.553     3.036    
                         clock uncertainty            0.035     3.071    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.126    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.037%)  route 2.165ns (97.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.257     2.839    c1/cycle[1]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.045     2.884 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.792    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.021     3.157    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.213 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.589    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.553     3.036    
                         clock uncertainty            0.035     3.071    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.131    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.045ns (1.802%)  route 2.453ns (98.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.215     2.798    c1/cycle[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.045     2.843 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.080    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.107     3.243    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.056     3.299 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.825    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.553     3.272    
                         clock uncertainty            0.035     3.307    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.364    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.045ns (2.320%)  route 1.894ns (97.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.832     2.415    c1/cycle[1]
    SLICE_X7Y105         LUT3 (Prop_lut3_I0_O)        0.045     2.460 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.522    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.696     2.831    c1/cycle[1]
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.056     2.887 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.191    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.553     2.637    
                         clock uncertainty            0.035     2.673    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.743    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.045ns (2.244%)  route 1.961ns (97.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.961     3.543    c1/cycle[1]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.045     3.588 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.588    c1/enable6_reg_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.751     2.887    c1/cycle[1]
    SLICE_X2Y106         LUT5 (Prop_lut5_I2_O)        0.056     2.943 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     3.176    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.553     2.623    
                         clock uncertainty            0.035     2.659    
    SLICE_X2Y106         LDCE (Hold_ldce_G_D)         0.120     2.779    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.045ns (2.514%)  route 1.745ns (97.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.745     3.327    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     3.372 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.372    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.562     2.697    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.056     2.753 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.987    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.553     2.433    
                         clock uncertainty            0.035     2.469    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.560    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.812    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[1]
Waveform(ns):       { 0.000 15.000 }
Period(ns):         42.000
Sources:            { c1/FSM_sequential_cycle_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y104  c1/clr3_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y105  c1/clr5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y105  c1/clr5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y108  c1/enable11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100  c1/enable3_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100  c1/enable8_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X6Y102  c1/opadd1_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        11.011ns  (logic 0.124ns (1.126%)  route 10.887ns (98.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 21.832 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.989ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    31.237    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.506    21.280    c1/cycle[2]
    SLICE_X8Y104         LUT5 (Prop_lut5_I2_O)        0.100    21.380 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.832    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.451    22.283    
                         clock uncertainty           -0.035    22.248    
                         time borrowed                8.989    31.237    
  -------------------------------------------------------------------
                         required time                         31.237    
                         arrival time                         -31.237    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.182ns  (logic 0.124ns (1.218%)  route 10.058ns (98.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 21.549 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.442ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.407    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.224    20.998    c1/cycle[2]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.100    21.098 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.549    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.451    22.001    
                         clock uncertainty           -0.035    21.965    
                         time borrowed                8.442    30.407    
  -------------------------------------------------------------------
                         required time                         30.407    
                         arrival time                         -30.407    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.538ns  (logic 0.124ns (1.300%)  route 9.414ns (98.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.112ns = ( 21.112 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      8.235ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           2.581    29.763    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.747    20.521    c1/cycle[2]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.100    20.621 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.491    21.112    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/G
                         clock pessimism              0.451    21.564    
                         clock uncertainty           -0.035    21.528    
                         time borrowed                8.235    29.763    
  -------------------------------------------------------------------
                         required time                         29.763    
                         arrival time                         -29.763    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.749ns  (logic 0.124ns (1.154%)  route 10.625ns (98.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.375 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.183ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.974    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.283    21.057    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.100    21.157 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.375    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.451    22.826    
                         clock uncertainty           -0.035    22.791    
                         time borrowed                8.183    30.974    
  -------------------------------------------------------------------
                         required time                         30.974    
                         arrival time                         -30.974    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.703ns  (logic 0.124ns (1.425%)  route 8.579ns (98.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 20.957 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.556ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.928    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.632    20.406    c1/cycle[2]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.506 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    20.957    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.451    21.408    
                         clock uncertainty           -0.035    21.373    
                         time borrowed                7.556    28.928    
  -------------------------------------------------------------------
                         required time                         28.928    
                         arrival time                         -28.928    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.691ns  (logic 0.124ns (1.427%)  route 8.567ns (98.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns = ( 21.295 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.206ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.916    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.893    20.667    c1/cycle[2]
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.100    20.767 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.295    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.451    21.746    
                         clock uncertainty           -0.035    21.711    
                         time borrowed                7.206    28.916    
  -------------------------------------------------------------------
                         required time                         28.916    
                         arrival time                         -28.916    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.010ns  (logic 0.124ns (1.376%)  route 8.886ns (98.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.620ns = ( 21.620 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.200ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    29.236    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081    20.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100    20.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.620    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.451    22.071    
                         clock uncertainty           -0.035    22.035    
                         time borrowed                7.200    29.236    
  -------------------------------------------------------------------
                         required time                         29.236    
                         arrival time                         -29.236    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.726ns  (logic 0.124ns (1.421%)  route 8.602ns (98.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 21.425 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.110ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.951    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.101    20.875    c1/cycle[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.100    20.975 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.425    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.451    21.876    
                         clock uncertainty           -0.035    21.841    
                         time borrowed                7.110    28.951    
  -------------------------------------------------------------------
                         required time                         28.951    
                         arrival time                         -28.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.983ns  (logic 0.124ns (1.380%)  route 8.859ns (98.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.957ns = ( 21.957 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.020ns
    Computed max time borrow:         26.980ns
    Time borrowed from endpoint:      6.836ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.963    29.208    c1/selr9_reg[1]_i_1_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.406    21.180    c1/cycle[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I1_O)        0.100    21.280 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.676    21.957    c1/selr9_reg[1]_i_2_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.451    22.408    
                         clock uncertainty           -0.035    22.373    
                         time borrowed                6.836    29.208    
  -------------------------------------------------------------------
                         required time                         29.208    
                         arrival time                         -29.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.417ns  (logic 0.124ns (1.473%)  route 8.293ns (98.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 21.472 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.755ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.397    28.643    c1/selr9_reg[1]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.261    21.035    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.100    21.135 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.337    21.472    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.451    21.923    
                         clock uncertainty           -0.035    21.888    
                         time borrowed                6.755    28.643    
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -28.643    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.045ns (2.803%)  route 1.561ns (97.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.748     2.331    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.045     2.376 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.188    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.367     2.502    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.056     2.558 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.722    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.553     2.169    
                         clock uncertainty            0.035     2.204    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.274    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.618%)  route 1.674ns (97.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.723     2.306    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.045     2.351 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.302    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.367     2.502    c1/cycle[2]
    SLICE_X3Y107         LUT5 (Prop_lut5_I1_O)        0.056     2.558 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.785    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.553     2.232    
                         clock uncertainty            0.035     2.267    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.337    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.045ns (1.944%)  route 2.269ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.362     2.944    c1/cycle[2]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     2.989 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.897    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.675     2.810    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.866 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.242    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.553     2.689    
                         clock uncertainty            0.035     2.725    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     2.785    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.324     2.906    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.045     2.951 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.926    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.675     2.810    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.866 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.242    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.553     2.689    
                         clock uncertainty            0.035     2.725    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     2.780    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.045ns (1.745%)  route 2.534ns (98.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.534     4.117    c1/cycle[2]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.045     4.162 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.790     2.926    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.056     2.982 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.387    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.553     2.834    
                         clock uncertainty            0.035     2.869    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     2.989    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.045ns (1.886%)  route 2.342ns (98.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.549     3.132    c1/cycle[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.045     3.177 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.969    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.553     2.689    
                         clock uncertainty            0.035     2.724    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     2.790    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.045ns (2.037%)  route 2.164ns (97.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.268     2.851    c1/cycle[2]
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.045     2.896 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.896     3.792    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     2.740    c1/cycle[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.056     2.796 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.259     3.055    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.553     2.502    
                         clock uncertainty            0.035     2.537    
    SLICE_X6Y102         LDCE (Hold_ldce_G_D)         0.059     2.596    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 17.948 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398    17.980    c1/cycle[2]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.045    18.025 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.775    18.800    c1/clr5_reg_i_1_n_0
    SLICE_X6Y106         LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.528    17.664    c1/cycle[2]
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.056    17.720 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228    17.948    c1/clr6_reg_i_1_n_0
    SLICE_X6Y106         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.553    17.395    
                         clock uncertainty            0.035    17.430    
    SLICE_X6Y106         LDCE (Hold_ldce_G_D)         0.059    17.489    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                        -17.489    
                         arrival time                          18.800    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.045ns (1.866%)  route 2.367ns (98.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.305     2.887    c1/cycle[2]
    SLICE_X7Y105         LUT3 (Prop_lut3_I2_O)        0.045     2.932 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.994    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.611     2.747    c1/cycle[2]
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.056     2.803 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.106    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.553     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.659    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        2.653ns  (logic 0.045ns (1.696%)  route 2.608ns (98.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 18.345 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398    17.980    c1/cycle[2]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.045    18.025 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.210    19.236    c1/clr5_reg_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.863    17.999    c1/cycle[2]
    SLICE_X4Y108         LUT5 (Prop_lut5_I2_O)        0.056    18.055 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290    18.345    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[1]/G
                         clock pessimism             -0.553    17.792    
                         clock uncertainty            0.035    17.828    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.066    17.894    c1/opadd5_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.894    
                         arrival time                          19.236    
  -------------------------------------------------------------------
                         slack                                  1.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[2]
Waveform(ns):       { 0.000 15.000 }
Period(ns):         42.000
Sources:            { c1/FSM_sequential_cycle_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X4Y104  c1/clr1_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y105  c1/clr5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y105  c1/clr5_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y103  c1/clr7_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y108  c1/enable11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y108  c1/enable11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable5_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y100  c1/opadd2_reg[1]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        13.314ns  (logic 0.124ns (0.931%)  route 13.190ns (99.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.057ns = ( 24.057 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      9.067ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         9.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.540    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.093    22.868    c1/cycle[3]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.100    22.968 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    24.057    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.451    24.508    
                         clock uncertainty           -0.035    24.473    
                         time borrowed                9.067    33.540    
  -------------------------------------------------------------------
                         required time                         33.540    
                         arrival time                         -33.540    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.115ns  (logic 0.124ns (1.226%)  route 9.991ns (98.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 21.004 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.921ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.341    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.677    20.452    c1/cycle[3]
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.100    20.552 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.004    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.451    21.455    
                         clock uncertainty           -0.035    21.420    
                         time borrowed                8.921    30.341    
  -------------------------------------------------------------------
                         required time                         30.341    
                         arrival time                         -30.341    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 0.124ns (1.262%)  route 9.700ns (98.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      8.160ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    15.050    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.147     5.922    c1/cycle[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.100     6.022 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     6.474    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.451     6.925    
                         clock uncertainty           -0.035     6.890    
                         time borrowed                8.160    15.050    
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.812ns  (logic 0.124ns (1.264%)  route 9.688ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 21.474 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.149ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.038    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.147    20.922    c1/cycle[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.100    21.022 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.474    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.451    21.925    
                         clock uncertainty           -0.035    21.890    
                         time borrowed                8.149    30.038    
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -30.038    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.769ns  (logic 0.124ns (1.269%)  route 9.645ns (98.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.628ns = ( 21.628 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      7.951ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.915ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    29.995    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.088    20.863    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.100    20.963 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.628    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.451    22.080    
                         clock uncertainty           -0.035    22.044    
                         time borrowed                7.951    29.995    
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -29.995    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.682ns  (logic 0.124ns (1.161%)  route 10.558ns (98.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 22.687 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.806ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.908    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.594    21.369    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.100    21.469 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.687    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.451    23.138    
                         clock uncertainty           -0.035    23.103    
                         time borrowed                7.806    30.908    
  -------------------------------------------------------------------
                         required time                         30.908    
                         arrival time                         -30.908    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.892ns  (logic 0.124ns (1.254%)  route 9.768ns (98.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 22.118 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.584ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    30.118    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.333    21.108    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.100    21.208 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.118    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.451    22.569    
                         clock uncertainty           -0.035    22.534    
                         time borrowed                7.584    30.118    
  -------------------------------------------------------------------
                         required time                         30.118    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.659ns  (logic 0.124ns (1.432%)  route 8.535ns (98.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 20.986 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.484ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.885    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.660    20.435    c1/cycle[3]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.100    20.535 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    20.986    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.451    21.437    
                         clock uncertainty           -0.035    21.401    
                         time borrowed                7.484    28.885    
  -------------------------------------------------------------------
                         required time                         28.885    
                         arrival time                         -28.885    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.637ns  (logic 0.124ns (1.436%)  route 8.513ns (98.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 20.988 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.459ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.863    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.663    20.437    c1/cycle[3]
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.100    20.537 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    20.988    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.451    21.439    
                         clock uncertainty           -0.035    21.404    
                         time borrowed                7.459    28.863    
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.863    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.625ns  (logic 0.124ns (1.438%)  route 8.501ns (98.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 21.011 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.424ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.851    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.609    20.383    c1/cycle[3]
    SLICE_X5Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.483 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.011    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.451    21.463    
                         clock uncertainty           -0.035    21.427    
                         time borrowed                7.424    28.851    
  -------------------------------------------------------------------
                         required time                         28.851    
                         arrival time                         -28.851    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.045ns (2.160%)  route 2.038ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.911     2.495    c1/cycle[3]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045     2.540 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     3.666    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.405    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.553     2.852    
                         clock uncertainty            0.035     2.888    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     2.950    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.045ns (2.136%)  route 2.061ns (97.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.809     3.393    c1/cycle[3]
    SLICE_X11Y103        LUT4 (Prop_lut4_I3_O)        0.045     3.438 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     3.690    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327     3.254    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.553     2.700    
                         clock uncertainty            0.035     2.736    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087     2.823    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.802     2.385    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.045     2.430 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.243    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.357     2.494    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.056     2.550 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.713    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.553     2.160    
                         clock uncertainty            0.035     2.195    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.265    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.045ns (2.821%)  route 1.550ns (97.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.550     3.134    c1/cycle[3]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045     3.179 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     3.179    c1/enable1_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.222     2.358    c1/cycle[3]
    SLICE_X3Y105         LUT5 (Prop_lut5_I1_O)        0.056     2.414 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164     2.578    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.553     2.025    
                         clock uncertainty            0.035     2.060    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.092     2.152    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.045ns (1.780%)  route 2.483ns (98.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.524ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.392     2.975    c1/cycle[3]
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.045     3.020 f  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           1.091     4.111    c1/selr10_reg[0]_i_1_n_0
    SLICE_X8Y106         LDCE                                         f  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.103     3.240    c1/cycle[3]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.056     3.296 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.228     3.524    c1/selr10_reg[1]_i_2_n_0
    SLICE_X8Y106         LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.553     2.971    
                         clock uncertainty            0.035     3.006    
    SLICE_X8Y106         LDCE (Hold_ldce_G_D)         0.059     3.065    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.045ns (1.824%)  route 2.423ns (98.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.423     4.006    c1/cycle[3]
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.045     4.051 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.051    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.309     3.396    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X1Y102         LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.553     2.843    
                         clock uncertainty            0.035     2.878    
    SLICE_X1Y102         LDCE (Hold_ldce_G_D)         0.091     2.969    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.930     2.513    c1/cycle[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.558 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           1.385     3.944    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X9Y100         LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387     3.313    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.553     2.760    
                         clock uncertainty            0.035     2.795    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.063     2.858    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 18.031 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.909    17.492    c1/cycle[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045    17.537 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.172    18.709    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.518    17.655    c1/cycle[3]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.056    17.711 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320    18.031    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[1]/G
                         clock pessimism             -0.553    17.478    
                         clock uncertainty            0.035    17.513    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085    17.598    c1/seladd4_1_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.598    
                         arrival time                          18.709    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.045ns (1.890%)  route 2.337ns (98.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.362     2.946    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.045     2.991 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.965    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.681     2.818    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.056     2.874 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.250    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.553     2.697    
                         clock uncertainty            0.035     2.732    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     2.787    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.879     2.462    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.045     2.507 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.458    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.289     2.426    c1/cycle[3]
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.056     2.482 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.708    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.553     2.155    
                         clock uncertainty            0.035     2.190    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.260    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  1.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[3]
Waveform(ns):       { 0.000 15.000 }
Period(ns):         42.000
Sources:            { c1/FSM_sequential_cycle_reg[3]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y107  c1/clr11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y103  c1/clr2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y104  c1/clr3_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y105  c1/clr5_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y103  c1/clr7_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable2_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100  c1/enable3_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100  c1/enable3_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable4_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        11.711ns  (logic 0.124ns (1.059%)  route 11.587ns (98.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 21.529 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      9.991ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         9.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    31.936    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.203    20.977    c1/cycle[4]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.100    21.077 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.529    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.451    21.980    
                         clock uncertainty           -0.035    21.945    
                         time borrowed                9.991    31.936    
  -------------------------------------------------------------------
                         required time                         31.936    
                         arrival time                         -31.936    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        11.062ns  (logic 0.124ns (1.121%)  route 10.938ns (98.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 21.527 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.345ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         9.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.885    27.110    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.124    27.234 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    31.288    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.201    20.975    c1/cycle[4]
    SLICE_X8Y104         LUT5 (Prop_lut5_I0_O)        0.100    21.075 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.527    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.451    21.978    
                         clock uncertainty           -0.035    21.943    
                         time borrowed                9.345    31.288    
  -------------------------------------------------------------------
                         required time                         31.288    
                         arrival time                         -31.288    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.601ns  (logic 0.124ns (1.170%)  route 10.477ns (98.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 21.453 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.958ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.826    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.127    20.901    c1/cycle[4]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.100    21.001 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.453    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.451    21.904    
                         clock uncertainty           -0.035    21.869    
                         time borrowed                8.958    30.826    
  -------------------------------------------------------------------
                         required time                         30.826    
                         arrival time                         -30.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.233ns  (logic 0.124ns (1.212%)  route 10.109ns (98.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 21.117 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.925ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    30.458    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.793    20.567    c1/cycle[4]
    SLICE_X4Y104         LUT5 (Prop_lut5_I3_O)        0.100    20.667 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.117    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.451    21.568    
                         clock uncertainty           -0.035    21.533    
                         time borrowed                8.925    30.458    
  -------------------------------------------------------------------
                         required time                         30.458    
                         arrival time                         -30.458    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.539ns  (logic 0.124ns (1.177%)  route 10.415ns (98.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 21.453 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.896ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.397    26.622    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.124    26.746 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    30.764    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.127    20.901    c1/cycle[4]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.100    21.001 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.453    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.451    21.904    
                         clock uncertainty           -0.035    21.869    
                         time borrowed                8.896    30.764    
  -------------------------------------------------------------------
                         required time                         30.764    
                         arrival time                         -30.764    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.558ns  (logic 0.124ns (1.174%)  route 10.434ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 21.473 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.894ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    30.783    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.473    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.451    21.924    
                         clock uncertainty           -0.035    21.889    
                         time borrowed                8.894    30.783    
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.221ns  (logic 0.124ns (1.213%)  route 10.097ns (98.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 21.337 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.693ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    30.446    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.935    20.709    c1/cycle[4]
    SLICE_X5Y104         LUT5 (Prop_lut5_I4_O)        0.100    20.809 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.337    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.451    21.788    
                         clock uncertainty           -0.035    21.752    
                         time borrowed                8.693    30.446    
  -------------------------------------------------------------------
                         required time                         30.446    
                         arrival time                         -30.446    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.105ns  (logic 0.124ns (1.227%)  route 9.981ns (98.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.395ns = ( 21.395 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.519ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.955    27.180    c1/cycle[4]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.124    27.304 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           3.025    30.330    c1/selr10_reg[1]_i_1_n_0
    SLICE_X8Y106         LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.069    20.843    c1/cycle[4]
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.100    20.943 r  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.395    c1/selr10_reg[1]_i_2_n_0
    SLICE_X8Y106         LDCE                                         r  c1/selr10_reg[1]/G
                         clock pessimism              0.451    21.846    
                         clock uncertainty           -0.035    21.811    
                         time borrowed                8.519    30.330    
  -------------------------------------------------------------------
                         required time                         30.330    
                         arrival time                         -30.330    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.255ns  (logic 0.124ns (1.209%)  route 10.131ns (98.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 21.556 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.509ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    30.480    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.231    21.005    c1/cycle[4]
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.100    21.105 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.556    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.451    22.007    
                         clock uncertainty           -0.035    21.972    
                         time borrowed                8.509    30.480    
  -------------------------------------------------------------------
                         required time                         30.480    
                         arrival time                         -30.480    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr6_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.013ns  (logic 0.124ns (1.238%)  route 9.889ns (98.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.364ns = ( 21.364 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.459ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         8.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.397    26.622    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.124    26.746 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.493    30.238    c1/selr6_reg[0]_i_1_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.039    20.813    c1/cycle[4]
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.100    20.913 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451    21.364    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/G
                         clock pessimism              0.451    21.815    
                         clock uncertainty           -0.035    21.779    
                         time borrowed                8.459    30.238    
  -------------------------------------------------------------------
                         required time                         30.238    
                         arrival time                         -30.238    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.045ns (2.526%)  route 1.736ns (97.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.980     2.563    c1/cycle[4]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.608 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756     3.364    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.459     2.594    c1/cycle[4]
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.056     2.650 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290     2.940    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.553     2.387    
                         clock uncertainty            0.035     2.423    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070     2.493    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.045ns (2.098%)  route 2.100ns (97.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425     3.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.052 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.675     3.728    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.755     2.891    c1/cycle[4]
    SLICE_X8Y104         LUT5 (Prop_lut5_I0_O)        0.056     2.947 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.228     3.174    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.553     2.621    
                         clock uncertainty            0.035     2.657    
    SLICE_X8Y104         LDCE (Hold_ldce_G_D)         0.059     2.716    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.045ns (2.049%)  route 2.151ns (97.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425     3.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.052 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.726     3.778    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.732     2.868    c1/cycle[4]
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.056     2.924 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.240     3.164    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.553     2.611    
                         clock uncertainty            0.035     2.646    
    SLICE_X11Y102        LDCE (Hold_ldce_G_D)         0.059     2.705    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.045ns (2.046%)  route 2.155ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425     3.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.052 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.730     3.782    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.633     2.769    c1/cycle[4]
    SLICE_X8Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.825 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.228     3.053    c1/selr3_reg[1]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.553     2.500    
                         clock uncertainty            0.035     2.535    
    SLICE_X8Y105         LDCE (Hold_ldce_G_D)         0.059     2.594    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.045ns (2.348%)  route 1.871ns (97.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.059     2.641    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.045     2.686 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.499    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.368     2.504    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.056     2.560 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.724    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.553     2.170    
                         clock uncertainty            0.035     2.206    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.276    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.045ns (1.973%)  route 2.236ns (98.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.444     3.026    c1/cycle[4]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.045     3.071 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.864    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.567     2.703    c1/cycle[4]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.759 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.074    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.553     2.521    
                         clock uncertainty            0.035     2.557    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     2.623    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.045ns (2.076%)  route 2.123ns (97.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.123     3.705    c1/cycle[4]
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.045     3.750 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     3.750    c1/enable10_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.521     2.657    c1/cycle[4]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.713 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164     2.876    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.553     2.323    
                         clock uncertainty            0.035     2.359    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.091     2.450    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.045ns (1.844%)  route 2.396ns (98.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253     3.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045     3.881 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.142     4.023    c1/selr7_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         f  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.749     2.885    c1/cycle[4]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.056     2.941 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.227     3.167    c1/selsqrt_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.553     2.614    
                         clock uncertainty            0.035     2.649    
    SLICE_X11Y99         LDCE (Hold_ldce_G_D)         0.070     2.719    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.045ns (1.825%)  route 2.421ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253     3.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045     3.881 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.168     4.049    c1/selr7_reg_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.753     2.889    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.056     2.945 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.185    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.553     2.632    
                         clock uncertainty            0.035     2.667    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.059     2.726    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.045ns (1.875%)  route 2.355ns (98.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.293     2.875    c1/cycle[4]
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.045     2.920 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.982    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.560     2.695    c1/cycle[4]
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.751 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.055    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.553     2.502    
                         clock uncertainty            0.035     2.537    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.607    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  1.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[4]
Waveform(ns):       { 0.000 15.000 }
Period(ns):         42.000
Sources:            { c1/FSM_sequential_cycle_reg[4]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y107  c1/clr11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y105  c1/enable10_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y108  c1/enable11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X3Y105  c1/enable1_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100  c1/enable3_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X9Y102  c1/enable5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X5Y100  c1/enable8_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         15.000      14.500     SLICE_X1Y102  c1/seladd1_1_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.730ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.541ns  (logic 3.202ns (23.647%)  route 10.339ns (76.353%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.351ns = ( 22.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.286    21.513    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124    21.637 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.910 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.678    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.802 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.468    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.592 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.614    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.738 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.738    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.288 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.288    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.402    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.571    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.721 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.721    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.192 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.192    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.309 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.309    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.426 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.426    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.645 r  data1/r2/o_reg[15]_i_21/O[0]
                         net (fo=1, routed)           1.067    33.712    c1/o_reg[15]_3[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.295    34.007 r  c1/o[12]_i_2__2/O
                         net (fo=4, routed)           1.761    35.768    data1/muxr10/o_reg[21]_0[12]
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.892 r  data1/muxr10/o[12]_i_1/O
                         net (fo=1, routed)           0.000    35.892    data1/r10/D[12]
    SLICE_X14Y91         FDRE                                         r  data1/r10/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  data1/r10/o_reg[12]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X14Y91         FDRE (Setup_fdre_C_D)        0.077    46.621    data1/r10/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.621    
                         arrival time                         -35.892    
  -------------------------------------------------------------------
                         slack                                 10.730    

Slack (MET) :             10.903ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.320ns  (logic 3.202ns (24.040%)  route 10.118ns (75.960%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.351ns = ( 22.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.286    21.513    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124    21.637 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.910 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.678    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.802 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.468    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.592 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.614    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.738 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.738    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.288 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.288    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.402    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.571    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.721 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.721    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.192 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.192    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.309 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.309    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.426 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.426    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.645 r  data1/r2/o_reg[15]_i_21/O[0]
                         net (fo=1, routed)           1.067    33.712    c1/o_reg[15]_3[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.295    34.007 r  c1/o[12]_i_2__2/O
                         net (fo=4, routed)           1.540    35.547    data1/muxr6/o_reg[21][12]
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.671 r  data1/muxr6/o[12]_i_1/O
                         net (fo=1, routed)           0.000    35.671    data1/r6/D[12]
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)        0.029    46.573    data1/r6/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -35.671    
  -------------------------------------------------------------------
                         slack                                 10.903    

Slack (MET) :             10.972ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r3/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.402ns  (logic 3.503ns (26.138%)  route 9.899ns (73.862%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    7.248ns = ( 22.248 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.238    21.464    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.124    21.588 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.248    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.873 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.246    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.370 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    28.016    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.140 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.140    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.673 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.673    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.790 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.790    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.907 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.858    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    31.010 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    31.010    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.480 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.480    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.594 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.594    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.708 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.708    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.042 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    33.609    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    33.940 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.362    35.302    data1/muxr3/add4resul[13]
    SLICE_X14Y90         LUT5 (Prop_lut5_I1_O)        0.348    35.650 r  data1/muxr3/o[13]_i_1/O
                         net (fo=1, routed)           0.000    35.650    data1/r3/D[13]
    SLICE_X14Y90         FDRE                                         r  data1/r3/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r3/clk_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  data1/r3/o_reg[13]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X14Y90         FDRE (Setup_fdre_C_D)        0.079    46.622    data1/r3/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -35.650    
  -------------------------------------------------------------------
                         slack                                 10.972    

Slack (MET) :             11.007ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.314ns  (logic 3.463ns (26.011%)  route 9.851ns (73.989%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 46.333 - 42.000 ) 
    Source Clock Delay      (SCD):    7.248ns = ( 22.248 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.238    21.464    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.124    21.588 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.248    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.873 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.246    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.370 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    28.016    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.140 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.140    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.673 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.673    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.790 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.790    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.907 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.858    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    31.010 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    31.010    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.480 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.480    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.594 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.594    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.708 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.708    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.021 r  c1/o_reg[15]_i_2/O[3]
                         net (fo=2, routed)           1.155    33.176    c1/o_reg[15][3]
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.334    33.510 r  c1/o[15]_i_3/O
                         net (fo=4, routed)           1.725    35.236    data1/muxr6/add4resul[15]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.326    35.562 r  data1/muxr6/o[15]_i_1/O
                         net (fo=1, routed)           0.000    35.562    data1/r6/D[15]
    SLICE_X9Y86          FDRE                                         r  data1/r6/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    46.333    data1/r6/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  data1/r6/o_reg[15]/C
                         clock pessimism              0.243    46.576    
                         clock uncertainty           -0.035    46.540    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.029    46.569    data1/r6/o_reg[15]
  -------------------------------------------------------------------
                         required time                         46.569    
                         arrival time                         -35.562    
  -------------------------------------------------------------------
                         slack                                 11.007    

Slack (MET) :             11.014ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.360ns  (logic 3.503ns (26.219%)  route 9.857ns (73.781%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.248ns = ( 22.248 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.238    21.464    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.124    21.588 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.248    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.873 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.246    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.370 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    28.016    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.140 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.140    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.673 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.673    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.790 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.790    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.907 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.858    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    31.010 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    31.010    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.480 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.480    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.594 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.594    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.708 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.708    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.042 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    33.609    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    33.940 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.320    35.260    data1/muxr10/add4resul[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.348    35.608 r  data1/muxr10/o[13]_i_1/O
                         net (fo=1, routed)           0.000    35.608    data1/r10/D[13]
    SLICE_X10Y88         FDRE                                         r  data1/r10/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  data1/r10/o_reg[13]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X10Y88         FDRE (Setup_fdre_C_D)        0.077    46.622    data1/r10/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -35.608    
  -------------------------------------------------------------------
                         slack                                 11.014    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.201ns  (logic 3.427ns (25.961%)  route 9.774ns (74.039%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.351ns = ( 22.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.286    21.513    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124    21.637 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.910 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.678    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.802 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.468    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.592 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.614    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.738 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.738    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.288 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.288    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.402    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.571    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.721 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.721    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.192 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.192    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.309 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.309    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.426 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.426    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.543 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.543    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.858 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.579    33.437    c1/o_reg[19]_2[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.307    33.744 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           1.684    35.427    data1/muxr10/o_reg[21]_0[19]
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124    35.551 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    35.551    data1/r10/D[19]
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.079    46.624    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.624    
                         arrival time                         -35.551    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.086ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.189ns  (logic 3.427ns (25.984%)  route 9.762ns (74.016%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -2.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 46.340 - 42.000 ) 
    Source Clock Delay      (SCD):    7.351ns = ( 22.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.286    21.513    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124    21.637 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.910 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.678    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.802 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.468    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.592 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.614    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.738 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.738    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.288 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.288    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.402    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.571    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.721 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.721    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.192 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.192    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.309 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.309    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.426 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.426    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.543 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.543    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.858 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.579    33.437    c1/o_reg[19]_2[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.307    33.744 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           1.672    35.416    data1/muxr8/o_reg[21][19]
    SLICE_X10Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.540 r  data1/muxr8/o[19]_i_1/O
                         net (fo=1, routed)           0.000    35.540    data1/r8/D[19]
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523    46.340    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[19]/C
                         clock pessimism              0.243    46.583    
                         clock uncertainty           -0.035    46.547    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079    46.626    data1/r8/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.626    
                         arrival time                         -35.540    
  -------------------------------------------------------------------
                         slack                                 11.086    

Slack (MET) :             11.157ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.118ns  (logic 3.434ns (26.177%)  route 9.684ns (73.823%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.351ns = ( 22.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.286    21.513    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124    21.637 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.910 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.678    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.802 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.468    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.592 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.614    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.738 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.738    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.288 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.288    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.402    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.571    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.721 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.721    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.192 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.192    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.309 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.309    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.426 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.426    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.543 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.543    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.866 r  data1/r2/o_reg[22]_i_13/O[1]
                         net (fo=1, routed)           0.448    33.314    c1/o_reg[19]_2[1]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.306    33.620 r  c1/o[17]_i_2__2/O
                         net (fo=4, routed)           1.725    35.345    data1/muxr10/o_reg[21]_0[17]
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124    35.469 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    35.469    data1/r10/D[17]
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.081    46.626    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                         46.626    
                         arrival time                         -35.469    
  -------------------------------------------------------------------
                         slack                                 11.157    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.113ns  (logic 3.551ns (27.080%)  route 9.562ns (72.920%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 46.341 - 42.000 ) 
    Source Clock Delay      (SCD):    7.351ns = ( 22.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.286    21.513    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124    21.637 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.910 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.678    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.802 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.468    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.592 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.614    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.738 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.738    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.288 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.288    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.402    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.571    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.721 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.721    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.192 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.192    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.309 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.309    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.426 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.426    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.543 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.543    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.660 r  data1/r2/o_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.660    data1/r2/o_reg[22]_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.983 r  data1/r2/o_reg[22]_i_5__0/O[1]
                         net (fo=1, routed)           0.656    33.639    data1/r2/o_reg[22]_i_5__0_n_6
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.306    33.945 r  data1/r2/o[21]_i_2__1/O
                         net (fo=4, routed)           1.395    35.340    data1/muxr6/add1resul[0]
    SLICE_X10Y93         LUT5 (Prop_lut5_I4_O)        0.124    35.464 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    35.464    data1/r6/D[21]
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524    46.341    data1/r6/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243    46.584    
                         clock uncertainty           -0.035    46.548    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081    46.629    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                         46.629    
                         arrival time                         -35.464    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.187ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r4/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.190ns  (logic 3.577ns (27.119%)  route 9.613ns (72.881%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.248ns = ( 22.248 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.238    21.464    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.124    21.588 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.248    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.873 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.246    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.370 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    28.016    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.140 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.140    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.673 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.673    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.790 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.790    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.907 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.858    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    31.010 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    31.010    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.480 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.480    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.594 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.594    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.708 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.708    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.822 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.822    c1/o_reg[15]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.135 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           1.156    33.291    c1/o_reg[19][3]
    SLICE_X3Y90          LUT3 (Prop_lut3_I0_O)        0.334    33.625 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           1.487    35.112    data1/muxr4/add4resul[19]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.326    35.438 r  data1/muxr4/o[19]_i_1/O
                         net (fo=1, routed)           0.000    35.438    data1/r4/D[19]
    SLICE_X12Y91         FDRE                                         r  data1/r4/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r4/clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  data1/r4/o_reg[19]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.081    46.625    data1/r4/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.625    
                         arrival time                         -35.438    
  -------------------------------------------------------------------
                         slack                                 11.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.045ns (11.590%)  route 0.343ns (88.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.343     1.927    c1/cycle[0]
    SLICE_X1Y106         LUT1 (Prop_lut1_I0_O)        0.045     1.972 f  c1/FSM_sequential_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    c1/FSM_sequential_cycle[0]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.091     1.806    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.045ns (11.530%)  route 0.345ns (88.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.345     1.929    c1/cycle[0]
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     1.974    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092     1.807    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.045ns (6.920%)  route 0.605ns (93.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.605     2.189    c1/cycle[0]
    SLICE_X1Y107         LUT3 (Prop_lut3_I0_O)        0.045     2.234 r  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.234    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.701%)  route 0.744ns (94.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.744     2.328    c1/cycle[0]
    SLICE_X1Y107         LUT4 (Prop_lut4_I0_O)        0.045     2.373 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.373    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.045ns (5.246%)  route 0.813ns (94.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.813     2.396    c1/cycle[0]
    SLICE_X1Y107         LUT5 (Prop_lut5_I3_O)        0.045     2.441 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.441    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 c1/selr6_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.203ns (45.097%)  route 0.247ns (54.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.572     2.155    c1/cycle[0]
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.045     2.200 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.194     2.394    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         LDCE (EnToQ_ldce_G_Q)        0.158     2.552 r  c1/selr6_reg[1]/Q
                         net (fo=23, routed)          0.247     2.799    data1/muxr6/selr6[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.045     2.844 r  data1/muxr6/o[20]_i_1/O
                         net (fo=1, routed)           0.000     2.844    data1/r6/D[20]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121     1.835    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 c1/enable6_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.178ns (31.893%)  route 0.380ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.381     1.965    c1/cycle[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I1_O)        0.045     2.010 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.200     2.210    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     2.388 r  c1/enable6_reg/Q
                         net (fo=24, routed)          0.380     2.768    data1/r6/FSM_sequential_cycle_reg[3]_0[0]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.698    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 c1/enable6_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.178ns (31.893%)  route 0.380ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.381     1.965    c1/cycle[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I1_O)        0.045     2.010 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.200     2.210    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     2.388 r  c1/enable6_reg/Q
                         net (fo=24, routed)          0.380     2.768    data1/r6/FSM_sequential_cycle_reg[3]_0[0]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.698    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 c1/selr6_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.203ns (37.863%)  route 0.333ns (62.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.572     2.155    c1/cycle[0]
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.045     2.200 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.194     2.394    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         LDCE (EnToQ_ldce_G_Q)        0.158     2.552 r  c1/selr6_reg[1]/Q
                         net (fo=23, routed)          0.333     2.885    data1/muxr6/selr6[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.045     2.930 r  data1/muxr6/o[18]_i_1/O
                         net (fo=1, routed)           0.000     2.930    data1/r6/D[18]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120     1.834    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 c1/selr1_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r1/o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.223ns (35.369%)  route 0.407ns (64.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.403     1.986    c1/cycle[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I4_O)        0.045     2.031 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.250     2.281    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y105         LDCE                                         r  c1/selr1_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         LDCE (EnToQ_ldce_G_Q)        0.178     2.459 r  c1/selr1_reg[1]/Q
                         net (fo=23, routed)          0.407     2.867    data1/muxr1/selr1[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.045     2.912 r  data1/muxr1/o[22]_i_2/O
                         net (fo=1, routed)           0.000     2.912    data1/r1/D[22]
    SLICE_X5Y92          FDRE                                         r  data1/r1/o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.960    data1/r1/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  data1/r1/o_reg[22]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091     1.804    data1/r1/o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  1.107    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r7/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        10.597ns  (logic 2.734ns (25.800%)  route 7.863ns (74.200%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    8.323ns = ( 23.323 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.932    22.157    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124    22.281 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           1.042    23.323    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.634    30.957    
    SLICE_X4Y101                                      0.000    30.957 r  c1/seladd3_2_reg[2]/D
    SLICE_X4Y101         LDCE (DToQ_ldce_D_Q)         0.474    31.431 r  c1/seladd3_2_reg[2]/Q
                         net (fo=23, routed)          2.647    34.078    data1/mux2add3/seladd3_2[2]
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.124    34.202 r  data1/mux2add3/o[9]_i_6/O
                         net (fo=7, routed)           1.142    35.343    c1/op2add3[9]
    SLICE_X14Y87         LUT4 (Prop_lut4_I1_O)        0.124    35.467 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    35.467    data1/r6/S[0]
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.980 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    35.980    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.647    37.744    data1/r4/o_reg[22]_1[0]
    SLICE_X13Y85         LUT3 (Prop_lut3_I1_O)        0.150    37.894 r  data1/r4/o[3]_i_5__1/O
                         net (fo=1, routed)           0.000    37.894    data1/r4/add3/p_1_in[3]
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    38.247 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.247    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.361 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.361    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.674 r  data1/r4/o_reg[11]_i_4__0/O[3]
                         net (fo=1, routed)           0.557    39.231    c1/o_reg[11]_3[3]
    SLICE_X11Y87         LUT6 (Prop_lut6_I3_O)        0.306    39.537 r  c1/o[11]_i_2__0/O
                         net (fo=5, routed)           1.055    40.591    c1/add3resul[11]
    SLICE_X10Y89         LUT5 (Prop_lut5_I3_O)        0.146    40.737 r  c1/muxr7/o[11]_i_2/O
                         net (fo=1, routed)           0.817    41.554    data1/r7/D[11]
    SLICE_X9Y89          FDRE                                         r  data1/r7/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r7/clk_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  data1/r7/o_reg[11]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)       -0.309    46.234    data1/r7/o_reg[11]
  -------------------------------------------------------------------
                         required time                         46.234    
                         arrival time                         -41.554    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        12.853ns  (logic 3.099ns (24.111%)  route 9.754ns (75.889%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.718ns = ( 22.718 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.655    21.880    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    22.004 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.718    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.278    28.996    
    SLICE_X4Y100                                      0.000    28.996 r  c1/seladd1_2_reg[0]/D
    SLICE_X4Y100         LDCE (DToQ_ldce_D_Q)         0.474    29.470 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          3.329    32.799    data1/mux2add1/seladd1_2[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.124    32.923 r  data1/mux2add1/o[1]_i_14/O
                         net (fo=1, routed)           0.517    33.440    data1/mux2add1/o[1]_i_14_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124    33.564 r  data1/mux2add1/o[1]_i_6/O
                         net (fo=7, routed)           1.026    34.590    data1/r2/o_reg[1]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    34.714 r  data1/r2/o[22]_i_66__0/O
                         net (fo=1, routed)           0.000    34.714    data1/r2/o[22]_i_66__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.246 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.246    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.360 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.360    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.474 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    37.528    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    37.678 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    37.678    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    38.149 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.149    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.266 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.266    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.383 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.383    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.602 r  data1/r2/o_reg[15]_i_21/O[0]
                         net (fo=1, routed)           1.067    39.669    c1/o_reg[15]_3[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.295    39.964 r  c1/o[12]_i_2__2/O
                         net (fo=4, routed)           1.761    41.725    data1/muxr10/o_reg[21]_0[12]
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.849 r  data1/muxr10/o[12]_i_1/O
                         net (fo=1, routed)           0.000    41.849    data1/r10/D[12]
    SLICE_X14Y91         FDRE                                         r  data1/r10/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  data1/r10/o_reg[12]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X14Y91         FDRE (Setup_fdre_C_D)        0.077    46.621    data1/r10/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.621    
                         arrival time                         -41.849    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r7/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        10.556ns  (logic 2.636ns (24.972%)  route 7.920ns (75.028%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 46.333 - 42.000 ) 
    Source Clock Delay      (SCD):    8.323ns = ( 23.323 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.932    22.157    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124    22.281 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           1.042    23.323    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.634    30.957    
    SLICE_X4Y101                                      0.000    30.957 r  c1/seladd3_2_reg[2]/D
    SLICE_X4Y101         LDCE (DToQ_ldce_D_Q)         0.474    31.431 r  c1/seladd3_2_reg[2]/Q
                         net (fo=23, routed)          2.647    34.078    data1/mux2add3/seladd3_2[2]
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.124    34.202 r  data1/mux2add3/o[9]_i_6/O
                         net (fo=7, routed)           1.142    35.343    c1/op2add3[9]
    SLICE_X14Y87         LUT4 (Prop_lut4_I1_O)        0.124    35.467 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    35.467    data1/r6/S[0]
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.980 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    35.980    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.647    37.744    data1/r4/o_reg[22]_1[0]
    SLICE_X13Y85         LUT3 (Prop_lut3_I1_O)        0.150    37.894 r  data1/r4/o[3]_i_5__1/O
                         net (fo=1, routed)           0.000    37.894    data1/r4/add3/p_1_in[3]
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    38.247 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.247    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.361 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.361    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.583 r  data1/r4/o_reg[11]_i_4__0/O[0]
                         net (fo=1, routed)           0.704    39.287    c1/o_reg[11]_3[0]
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.299    39.586 r  c1/o[8]_i_2__0/O
                         net (fo=5, routed)           1.296    40.882    c1/add3resul[8]
    SLICE_X8Y87          LUT5 (Prop_lut5_I3_O)        0.146    41.028 r  c1/muxr7/o[8]_i_1/O
                         net (fo=1, routed)           0.485    41.513    data1/r7/D[8]
    SLICE_X8Y86          FDRE                                         r  data1/r7/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    46.333    data1/r7/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  data1/r7/o_reg[8]/C
                         clock pessimism              0.243    46.576    
                         clock uncertainty           -0.035    46.540    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)       -0.249    46.291    data1/r7/o_reg[8]
  -------------------------------------------------------------------
                         required time                         46.291    
                         arrival time                         -41.513    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r7/o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        10.461ns  (logic 2.662ns (25.448%)  route 7.799ns (74.552%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 46.332 - 42.000 ) 
    Source Clock Delay      (SCD):    8.323ns = ( 23.323 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.932    22.157    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124    22.281 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           1.042    23.323    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.634    30.957    
    SLICE_X4Y101                                      0.000    30.957 r  c1/seladd3_2_reg[2]/D
    SLICE_X4Y101         LDCE (DToQ_ldce_D_Q)         0.474    31.431 r  c1/seladd3_2_reg[2]/Q
                         net (fo=23, routed)          2.647    34.078    data1/mux2add3/seladd3_2[2]
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.124    34.202 r  data1/mux2add3/o[9]_i_6/O
                         net (fo=7, routed)           1.142    35.343    c1/op2add3[9]
    SLICE_X14Y87         LUT4 (Prop_lut4_I1_O)        0.124    35.467 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    35.467    data1/r6/S[0]
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.980 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    35.980    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.647    37.744    data1/r4/o_reg[22]_1[0]
    SLICE_X13Y85         LUT3 (Prop_lut3_I1_O)        0.150    37.894 r  data1/r4/o[3]_i_5__1/O
                         net (fo=1, routed)           0.000    37.894    data1/r4/add3/p_1_in[3]
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    38.247 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.247    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.361 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.361    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.600 r  data1/r4/o_reg[11]_i_4__0/O[2]
                         net (fo=1, routed)           0.322    38.922    c1/o_reg[11]_3[2]
    SLICE_X11Y87         LUT6 (Prop_lut6_I3_O)        0.302    39.224 r  c1/o[10]_i_2__1/O
                         net (fo=5, routed)           1.509    40.733    c1/add3resul[10]
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.152    40.885 r  c1/muxr7/o[10]_i_1/O
                         net (fo=1, routed)           0.533    41.418    data1/r7/D[10]
    SLICE_X9Y84          FDRE                                         r  data1/r7/o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.515    46.332    data1/r7/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  data1/r7/o_reg[10]/C
                         clock pessimism              0.243    46.575    
                         clock uncertainty           -0.035    46.539    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.283    46.256    data1/r7/o_reg[10]
  -------------------------------------------------------------------
                         required time                         46.256    
                         arrival time                         -41.418    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        12.632ns  (logic 3.099ns (24.533%)  route 9.533ns (75.467%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.718ns = ( 22.718 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.655    21.880    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    22.004 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.718    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.278    28.996    
    SLICE_X4Y100                                      0.000    28.996 r  c1/seladd1_2_reg[0]/D
    SLICE_X4Y100         LDCE (DToQ_ldce_D_Q)         0.474    29.470 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          3.329    32.799    data1/mux2add1/seladd1_2[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.124    32.923 r  data1/mux2add1/o[1]_i_14/O
                         net (fo=1, routed)           0.517    33.440    data1/mux2add1/o[1]_i_14_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124    33.564 r  data1/mux2add1/o[1]_i_6/O
                         net (fo=7, routed)           1.026    34.590    data1/r2/o_reg[1]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    34.714 r  data1/r2/o[22]_i_66__0/O
                         net (fo=1, routed)           0.000    34.714    data1/r2/o[22]_i_66__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.246 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.246    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.360 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.360    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.474 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    37.528    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    37.678 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    37.678    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    38.149 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.149    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.266 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.266    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.383 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.383    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.602 r  data1/r2/o_reg[15]_i_21/O[0]
                         net (fo=1, routed)           1.067    39.669    c1/o_reg[15]_3[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.295    39.964 r  c1/o[12]_i_2__2/O
                         net (fo=4, routed)           1.540    41.504    data1/muxr6/o_reg[21][12]
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.628 r  data1/muxr6/o[12]_i_1/O
                         net (fo=1, routed)           0.000    41.628    data1/r6/D[12]
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)        0.029    46.573    data1/r6/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -41.628    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r7/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        10.309ns  (logic 2.725ns (26.433%)  route 7.584ns (73.567%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 46.331 - 42.000 ) 
    Source Clock Delay      (SCD):    8.323ns = ( 23.323 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.932    22.157    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124    22.281 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           1.042    23.323    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.634    30.957    
    SLICE_X4Y101                                      0.000    30.957 r  c1/seladd3_2_reg[2]/D
    SLICE_X4Y101         LDCE (DToQ_ldce_D_Q)         0.474    31.431 r  c1/seladd3_2_reg[2]/Q
                         net (fo=23, routed)          2.647    34.078    data1/mux2add3/seladd3_2[2]
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.124    34.202 r  data1/mux2add3/o[9]_i_6/O
                         net (fo=7, routed)           1.142    35.343    c1/op2add3[9]
    SLICE_X14Y87         LUT4 (Prop_lut4_I1_O)        0.124    35.467 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    35.467    data1/r6/S[0]
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.980 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    35.980    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.647    37.744    data1/r4/o_reg[22]_1[0]
    SLICE_X13Y85         LUT3 (Prop_lut3_I1_O)        0.150    37.894 r  data1/r4/o[3]_i_5__1/O
                         net (fo=1, routed)           0.000    37.894    data1/r4/add3/p_1_in[3]
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    38.247 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.247    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.361 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.361    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.695 r  data1/r4/o_reg[11]_i_4__0/O[1]
                         net (fo=1, routed)           0.721    39.416    c1/o_reg[11]_3[1]
    SLICE_X14Y85         LUT6 (Prop_lut6_I3_O)        0.303    39.719 r  c1/o[9]_i_2__0/O
                         net (fo=5, routed)           0.782    40.501    c1/add3resul[9]
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.119    40.620 r  c1/muxr7/o[9]_i_1/O
                         net (fo=1, routed)           0.646    41.266    data1/r7/D[9]
    SLICE_X9Y83          FDRE                                         r  data1/r7/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.514    46.331    data1/r7/clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  data1/r7/o_reg[9]/C
                         clock pessimism              0.243    46.574    
                         clock uncertainty           -0.035    46.538    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.269    46.269    data1/r7/o_reg[9]
  -------------------------------------------------------------------
                         required time                         46.269    
                         arrival time                         -41.266    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        12.513ns  (logic 3.324ns (26.565%)  route 9.189ns (73.435%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.718ns = ( 22.718 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.655    21.880    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    22.004 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.718    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.278    28.996    
    SLICE_X4Y100                                      0.000    28.996 r  c1/seladd1_2_reg[0]/D
    SLICE_X4Y100         LDCE (DToQ_ldce_D_Q)         0.474    29.470 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          3.329    32.799    data1/mux2add1/seladd1_2[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.124    32.923 r  data1/mux2add1/o[1]_i_14/O
                         net (fo=1, routed)           0.517    33.440    data1/mux2add1/o[1]_i_14_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124    33.564 r  data1/mux2add1/o[1]_i_6/O
                         net (fo=7, routed)           1.026    34.590    data1/r2/o_reg[1]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    34.714 r  data1/r2/o[22]_i_66__0/O
                         net (fo=1, routed)           0.000    34.714    data1/r2/o[22]_i_66__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.246 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.246    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.360 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.360    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.474 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    37.528    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    37.678 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    37.678    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    38.149 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.149    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.266 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.266    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.383 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.383    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.500 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.500    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.815 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.579    39.394    c1/o_reg[19]_2[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.307    39.701 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           1.684    41.385    data1/muxr10/o_reg[21]_0[19]
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124    41.509 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    41.509    data1/r10/D[19]
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.079    46.624    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.624    
                         arrival time                         -41.509    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        12.501ns  (logic 3.324ns (26.589%)  route 9.177ns (73.411%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 46.340 - 42.000 ) 
    Source Clock Delay      (SCD):    7.718ns = ( 22.718 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.655    21.880    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    22.004 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.718    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.278    28.996    
    SLICE_X4Y100                                      0.000    28.996 r  c1/seladd1_2_reg[0]/D
    SLICE_X4Y100         LDCE (DToQ_ldce_D_Q)         0.474    29.470 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          3.329    32.799    data1/mux2add1/seladd1_2[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.124    32.923 r  data1/mux2add1/o[1]_i_14/O
                         net (fo=1, routed)           0.517    33.440    data1/mux2add1/o[1]_i_14_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124    33.564 r  data1/mux2add1/o[1]_i_6/O
                         net (fo=7, routed)           1.026    34.590    data1/r2/o_reg[1]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    34.714 r  data1/r2/o[22]_i_66__0/O
                         net (fo=1, routed)           0.000    34.714    data1/r2/o[22]_i_66__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.246 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.246    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.360 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.360    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.474 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    37.528    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    37.678 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    37.678    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    38.149 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.149    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.266 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.266    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.383 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.383    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.500 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.500    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.815 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.579    39.394    c1/o_reg[19]_2[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.307    39.701 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           1.672    41.373    data1/muxr8/o_reg[21][19]
    SLICE_X10Y92         LUT5 (Prop_lut5_I1_O)        0.124    41.497 r  data1/muxr8/o[19]_i_1/O
                         net (fo=1, routed)           0.000    41.497    data1/r8/D[19]
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523    46.340    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[19]/C
                         clock pessimism              0.243    46.583    
                         clock uncertainty           -0.035    46.547    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079    46.626    data1/r8/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.626    
                         arrival time                         -41.497    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        12.430ns  (logic 3.331ns (26.797%)  route 9.099ns (73.203%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.718ns = ( 22.718 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.655    21.880    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    22.004 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.718    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.278    28.996    
    SLICE_X4Y100                                      0.000    28.996 r  c1/seladd1_2_reg[0]/D
    SLICE_X4Y100         LDCE (DToQ_ldce_D_Q)         0.474    29.470 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          3.329    32.799    data1/mux2add1/seladd1_2[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.124    32.923 r  data1/mux2add1/o[1]_i_14/O
                         net (fo=1, routed)           0.517    33.440    data1/mux2add1/o[1]_i_14_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124    33.564 r  data1/mux2add1/o[1]_i_6/O
                         net (fo=7, routed)           1.026    34.590    data1/r2/o_reg[1]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    34.714 r  data1/r2/o[22]_i_66__0/O
                         net (fo=1, routed)           0.000    34.714    data1/r2/o[22]_i_66__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.246 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.246    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.360 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.360    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.474 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    37.528    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    37.678 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    37.678    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    38.149 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.149    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.266 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.266    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.383 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.383    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.500 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.500    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.823 r  data1/r2/o_reg[22]_i_13/O[1]
                         net (fo=1, routed)           0.448    39.271    c1/o_reg[19]_2[1]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.306    39.577 r  c1/o[17]_i_2__2/O
                         net (fo=4, routed)           1.725    41.302    data1/muxr10/o_reg[21]_0[17]
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124    41.426 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    41.426    data1/r10/D[17]
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.081    46.626    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                         46.626    
                         arrival time                         -41.426    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        12.425ns  (logic 3.448ns (27.750%)  route 8.977ns (72.250%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 46.341 - 42.000 ) 
    Source Clock Delay      (SCD):    7.718ns = ( 22.718 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.655    21.880    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    22.004 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.718    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.278    28.996    
    SLICE_X4Y100                                      0.000    28.996 r  c1/seladd1_2_reg[0]/D
    SLICE_X4Y100         LDCE (DToQ_ldce_D_Q)         0.474    29.470 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          3.329    32.799    data1/mux2add1/seladd1_2[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.124    32.923 r  data1/mux2add1/o[1]_i_14/O
                         net (fo=1, routed)           0.517    33.440    data1/mux2add1/o[1]_i_14_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.124    33.564 r  data1/mux2add1/o[1]_i_6/O
                         net (fo=7, routed)           1.026    34.590    data1/r2/o_reg[1]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    34.714 r  data1/r2/o[22]_i_66__0/O
                         net (fo=1, routed)           0.000    34.714    data1/r2/o[22]_i_66__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.246 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.246    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.360 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.360    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.474 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    37.528    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    37.678 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    37.678    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    38.149 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.149    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.266 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.266    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.383 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.383    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.500 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.500    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.617 r  data1/r2/o_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.617    data1/r2/o_reg[22]_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.940 r  data1/r2/o_reg[22]_i_5__0/O[1]
                         net (fo=1, routed)           0.656    39.596    data1/r2/o_reg[22]_i_5__0_n_6
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.306    39.902 r  data1/r2/o[21]_i_2__1/O
                         net (fo=4, routed)           1.395    41.297    data1/muxr6/add1resul[0]
    SLICE_X10Y93         LUT5 (Prop_lut5_I4_O)        0.124    41.421 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    41.421    data1/r6/D[21]
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524    46.341    data1/r6/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243    46.584    
                         clock uncertainty           -0.035    46.548    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081    46.629    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                         46.629    
                         arrival time                         -41.421    
  -------------------------------------------------------------------
                         slack                                  5.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.045ns (13.903%)  route 0.279ns (86.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.279     1.861    c1/cycle[1]
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.906 r  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.045ns (9.871%)  route 0.411ns (90.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.411     1.993    c1/cycle[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     2.038 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.038    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.045ns (10.479%)  route 0.384ns (89.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.268     1.851    c1/cycle[1]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.896 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.012    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.045ns (10.479%)  route 0.384ns (89.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.268     1.851    c1/cycle[1]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.896 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.012    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.045ns (10.479%)  route 0.384ns (89.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.268     1.851    c1/cycle[1]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.896 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.012    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.045ns (8.780%)  route 0.468ns (91.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.268     1.851    c1/cycle[1]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.896 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.095    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.045ns (8.780%)  route 0.468ns (91.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.268     1.851    c1/cycle[1]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.896 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.095    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.045ns (4.209%)  route 1.024ns (95.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.024     2.607    c1/cycle[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.045     2.652 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.652    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092     1.807    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r11/o_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.158ns (24.680%)  route 0.482ns (75.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.324     1.906    c1/cycle[1]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.045     1.951 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.141     2.092    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         LDCE (EnToQ_ldce_G_Q)        0.158     2.250 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.482     2.732    data1/r11/E[0]
    SLICE_X1Y113         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.867     1.957    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/C
                         clock pessimism             -0.246     1.710    
    SLICE_X1Y113         FDRE (Hold_fdre_C_CE)       -0.039     1.671    data1/r11/o_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 c1/selr1_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r1/o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.223ns (35.369%)  route 0.407ns (64.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.387     1.969    c1/cycle[1]
    SLICE_X2Y105         LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.250     2.264    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y105         LDCE                                         r  c1/selr1_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         LDCE (EnToQ_ldce_G_Q)        0.178     2.442 r  c1/selr1_reg[1]/Q
                         net (fo=23, routed)          0.407     2.850    data1/muxr1/selr1[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.045     2.895 r  data1/muxr1/o[22]_i_2/O
                         net (fo=1, routed)           0.000     2.895    data1/r1/D[22]
    SLICE_X5Y92          FDRE                                         r  data1/r1/o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.960    data1/r1/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  data1/r1/o_reg[22]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091     1.804    data1/r1/o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  1.091    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.599ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        3.188ns  (logic 0.597ns (18.726%)  route 2.591ns (81.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 46.334 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.591    37.895    data1/muxr8/selr8[1]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    38.019 r  data1/muxr8/o[10]_i_1/O
                         net (fo=1, routed)           0.000    38.019    data1/r8/D[10]
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.517    46.334    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[10]/C
                         clock pessimism              0.243    46.577    
                         clock uncertainty           -0.035    46.541    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.077    46.618    data1/r8/o_reg[10]
  -------------------------------------------------------------------
                         required time                         46.618    
                         arrival time                         -38.019    
  -------------------------------------------------------------------
                         slack                                  8.599    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        3.178ns  (logic 0.597ns (18.785%)  route 2.581ns (81.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 46.334 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.581    37.885    data1/muxr8/selr8[1]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    38.009 r  data1/muxr8/o[12]_i_1/O
                         net (fo=1, routed)           0.000    38.009    data1/r8/D[12]
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.517    46.334    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[12]/C
                         clock pessimism              0.243    46.577    
                         clock uncertainty           -0.035    46.541    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.081    46.622    data1/r8/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -38.009    
  -------------------------------------------------------------------
                         slack                                  8.613    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        3.169ns  (logic 0.597ns (18.837%)  route 2.572ns (81.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 46.330 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.572    37.876    data1/muxr8/selr8[1]
    SLICE_X10Y80         LUT5 (Prop_lut5_I2_O)        0.124    38.000 r  data1/muxr8/o[2]_i_1/O
                         net (fo=1, routed)           0.000    38.000    data1/r8/D[2]
    SLICE_X10Y80         FDRE                                         r  data1/r8/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    46.330    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  data1/r8/o_reg[2]/C
                         clock pessimism              0.243    46.573    
                         clock uncertainty           -0.035    46.537    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.077    46.614    data1/r8/o_reg[2]
  -------------------------------------------------------------------
                         required time                         46.614    
                         arrival time                         -38.000    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        3.163ns  (logic 0.597ns (18.874%)  route 2.566ns (81.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 46.334 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.566    37.870    data1/muxr8/selr8[1]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    37.994 r  data1/muxr8/o[9]_i_1/O
                         net (fo=1, routed)           0.000    37.994    data1/r8/D[9]
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.517    46.334    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[9]/C
                         clock pessimism              0.243    46.577    
                         clock uncertainty           -0.035    46.541    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.079    46.620    data1/r8/o_reg[9]
  -------------------------------------------------------------------
                         required time                         46.620    
                         arrival time                         -37.994    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        3.023ns  (logic 0.597ns (19.749%)  route 2.426ns (80.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 46.327 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.426    37.730    data1/muxr8/selr8[1]
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.124    37.854 r  data1/muxr8/o[1]_i_1/O
                         net (fo=1, routed)           0.000    37.854    data1/r8/D[1]
    SLICE_X9Y79          FDRE                                         r  data1/r8/o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    46.327    data1/r8/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  data1/r8/o_reg[1]/C
                         clock pessimism              0.243    46.570    
                         clock uncertainty           -0.035    46.534    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    46.563    data1/r8/o_reg[1]
  -------------------------------------------------------------------
                         required time                         46.563    
                         arrival time                         -37.854    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        3.025ns  (logic 0.597ns (19.736%)  route 2.428ns (80.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 46.327 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.428    37.732    data1/muxr8/selr8[1]
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.124    37.856 r  data1/muxr8/o[5]_i_1/O
                         net (fo=1, routed)           0.000    37.856    data1/r8/D[5]
    SLICE_X9Y79          FDRE                                         r  data1/r8/o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    46.327    data1/r8/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  data1/r8/o_reg[5]/C
                         clock pessimism              0.243    46.570    
                         clock uncertainty           -0.035    46.534    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.031    46.565    data1/r8/o_reg[5]
  -------------------------------------------------------------------
                         required time                         46.565    
                         arrival time                         -37.856    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        3.004ns  (logic 0.597ns (19.872%)  route 2.407ns (80.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 46.330 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.407    37.711    data1/muxr8/selr8[1]
    SLICE_X8Y82          LUT5 (Prop_lut5_I2_O)        0.124    37.835 r  data1/muxr8/o[3]_i_1/O
                         net (fo=1, routed)           0.000    37.835    data1/r8/D[3]
    SLICE_X8Y82          FDRE                                         r  data1/r8/o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    46.330    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  data1/r8/o_reg[3]/C
                         clock pessimism              0.243    46.573    
                         clock uncertainty           -0.035    46.537    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.077    46.614    data1/r8/o_reg[3]
  -------------------------------------------------------------------
                         required time                         46.614    
                         arrival time                         -37.835    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r2/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.556ns  (logic 4.409ns (41.769%)  route 6.147ns (58.231%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 46.417 - 42.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 22.302 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.412    21.637    c1/cycle[2]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.124    21.761 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.540    22.302    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y101        LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.061    27.363    
    SLICE_X11Y101                                     0.000    27.363 r  c1/selmul1_1_reg[1]/D
    SLICE_X11Y101        LDCE (DToQ_ldce_D_Q)         0.505    27.868 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          3.307    31.175    data1/mux2mul1/selmul1_1[1]
    SLICE_X5Y82          LUT5 (Prop_lut5_I2_O)        0.124    31.299 r  data1/mux2mul1/mul_i_2/O
                         net (fo=1, routed)           0.825    32.124    data1/mul1/B[9]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[9]_P[18])
                                                      3.656    35.780 r  data1/mul1/mul/P[18]
                         net (fo=3, routed)           2.015    37.795    data1/muxr2/P[18]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    37.919 r  data1/muxr2/o[18]_i_1/O
                         net (fo=1, routed)           0.000    37.919    data1/r2/D[18]
    SLICE_X6Y94          FDRE                                         r  data1/r2/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600    46.417    data1/r2/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  data1/r2/o_reg[18]/C
                         clock pessimism              0.243    46.660    
                         clock uncertainty           -0.035    46.624    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)        0.077    46.701    data1/r2/o_reg[18]
  -------------------------------------------------------------------
                         required time                         46.701    
                         arrival time                         -37.919    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        2.996ns  (logic 0.597ns (19.928%)  route 2.399ns (80.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    11.671ns = ( 26.671 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.251    26.671    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.160    34.831    
    SLICE_X5Y101                                      0.000    34.831 r  c1/selr8_reg[1]/D
    SLICE_X5Y101         LDCE (DToQ_ldce_D_Q)         0.473    35.304 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.399    37.703    data1/muxr8/selr8[1]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.124    37.827 r  data1/muxr8/o[8]_i_1/O
                         net (fo=1, routed)           0.000    37.827    data1/r8/D[8]
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[8]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.079    46.622    data1/r8/o_reg[8]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -37.827    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.467ns  (logic 4.409ns (42.123%)  route 6.058ns (57.877%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 46.340 - 42.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 22.302 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.412    21.637    c1/cycle[2]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.124    21.761 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.540    22.302    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y101        LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.061    27.363    
    SLICE_X11Y101                                     0.000    27.363 r  c1/selmul1_1_reg[1]/D
    SLICE_X11Y101        LDCE (DToQ_ldce_D_Q)         0.505    27.868 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          3.307    31.175    data1/mux2mul1/selmul1_1[1]
    SLICE_X5Y82          LUT5 (Prop_lut5_I2_O)        0.124    31.299 r  data1/mux2mul1/mul_i_2/O
                         net (fo=1, routed)           0.825    32.124    data1/mul1/B[9]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[9]_P[21])
                                                      3.656    35.780 r  data1/mul1/mul/P[21]
                         net (fo=3, routed)           1.926    37.706    data1/muxr8/P[21]
    SLICE_X10Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.830 r  data1/muxr8/o[21]_i_1/O
                         net (fo=1, routed)           0.000    37.830    data1/r8/D[21]
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523    46.340    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[21]/C
                         clock pessimism              0.243    46.583    
                         clock uncertainty           -0.035    46.547    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079    46.626    data1/r8/o_reg[21]
  -------------------------------------------------------------------
                         required time                         46.626    
                         arrival time                         -37.830    
  -------------------------------------------------------------------
                         slack                                  8.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.045ns (10.857%)  route 0.369ns (89.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.369     1.952    c1/cycle[2]
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.045     1.997 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     1.997    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.045ns (8.483%)  route 0.485ns (91.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.369     1.952    c1/cycle[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.997 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.113    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.045ns (8.483%)  route 0.485ns (91.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.369     1.952    c1/cycle[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.997 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.113    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.045ns (8.483%)  route 0.485ns (91.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.369     1.952    c1/cycle[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.997 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.113    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.045ns (7.334%)  route 0.569ns (92.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.369     1.952    c1/cycle[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.997 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.196    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.045ns (7.334%)  route 0.569ns (92.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.369     1.952    c1/cycle[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.997 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.196    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.045ns (5.929%)  route 0.714ns (94.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.714     2.296    c1/cycle[2]
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.045     2.341 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.341    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.045ns (3.554%)  route 1.221ns (96.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.221     2.803    c1/cycle[2]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.045     2.848 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.848    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092     1.807    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 c1/enable6_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.178ns (31.893%)  route 0.380ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.354     1.937    c1/cycle[2]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.045     1.982 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.200     2.182    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     2.360 r  c1/enable6_reg/Q
                         net (fo=24, routed)          0.380     2.740    data1/r6/FSM_sequential_cycle_reg[3]_0[0]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.698    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 c1/enable6_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.178ns (31.893%)  route 0.380ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.354     1.937    c1/cycle[2]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.045     1.982 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.200     2.182    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     2.360 r  c1/enable6_reg/Q
                         net (fo=24, routed)          0.380     2.740    data1/r6/FSM_sequential_cycle_reg[3]_0[0]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.698    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.042    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        13.225ns  (logic 3.061ns (23.145%)  route 10.164ns (76.855%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.487 r  data1/r9/o_reg[15]_i_3__1/O[3]
                         net (fo=1, routed)           0.799    38.286    c1/o_reg[15]_5[3]
    SLICE_X6Y92          LUT3 (Prop_lut3_I0_O)        0.306    38.592 r  c1/o[15]_i_2__1/O
                         net (fo=3, routed)           1.741    40.333    data1/muxr8/add2resul[15]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.124    40.457 r  data1/muxr8/o[15]_i_1/O
                         net (fo=1, routed)           0.000    40.457    data1/r8/D[15]
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[15]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.079    46.622    data1/r8/o_reg[15]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -40.457    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        13.019ns  (logic 3.537ns (27.167%)  route 9.482ns (72.833%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 46.341 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.288 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.288    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.402 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.402    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.736 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           1.044    38.780    c1/o_reg[22]_14[1]
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.329    39.109 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.814    39.923    data1/muxr6/add2resul[21]
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.328    40.251 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    40.251    data1/r6/D[21]
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524    46.341    data1/r6/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243    46.584    
                         clock uncertainty           -0.035    46.548    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081    46.629    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                         46.629    
                         arrival time                         -40.251    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.937ns  (logic 2.963ns (22.904%)  route 9.974ns (77.096%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 46.334 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.396 r  data1/r9/o_reg[15]_i_3__1/O[0]
                         net (fo=1, routed)           0.976    38.372    c1/o_reg[15]_5[0]
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.299    38.671 r  c1/o[12]_i_2__1/O
                         net (fo=3, routed)           1.374    40.044    data1/muxr8/add2resul[12]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.124    40.168 r  data1/muxr8/o[12]_i_1/O
                         net (fo=1, routed)           0.000    40.168    data1/r8/D[12]
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.517    46.334    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  data1/r8/o_reg[12]/C
                         clock pessimism              0.243    46.577    
                         clock uncertainty           -0.035    46.541    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.081    46.622    data1/r8/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -40.168    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.853ns  (logic 3.423ns (26.633%)  route 9.430ns (73.367%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.288 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.288    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.622 r  data1/r9/o_reg[22]_i_5/O[1]
                         net (fo=1, routed)           0.984    38.606    c1/o_reg[19]_6[1]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.329    38.935 r  c1/o[17]_i_2__1/O
                         net (fo=3, routed)           0.821    39.757    data1/muxr6/add2resul[17]
    SLICE_X13Y91         LUT5 (Prop_lut5_I1_O)        0.328    40.085 r  data1/muxr6/o[17]_i_1/O
                         net (fo=1, routed)           0.000    40.085    data1/r6/D[17]
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[17]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)        0.031    46.575    data1/r6/o_reg[17]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -40.085    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.956ns  (logic 3.443ns (26.575%)  route 9.513ns (73.425%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 46.417 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.288 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.288    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.402 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.402    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.624 r  data1/r9/o_reg[22]_i_3/O[0]
                         net (fo=1, routed)           0.863    38.487    c1/o_reg[22]_14[0]
    SLICE_X6Y92          LUT3 (Prop_lut3_I0_O)        0.327    38.814 r  c1/o[20]_i_2__0/O
                         net (fo=3, routed)           1.026    39.840    data1/muxr6/add2resul[20]
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.348    40.188 r  data1/muxr6/o[20]_i_1/O
                         net (fo=1, routed)           0.000    40.188    data1/r6/D[20]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600    46.417    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism              0.243    46.660    
                         clock uncertainty           -0.035    46.624    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.081    46.705    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                         46.705    
                         arrival time                         -40.187    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.783ns  (logic 3.079ns (24.087%)  route 9.704ns (75.913%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.508 r  data1/r9/o_reg[15]_i_3__1/O[1]
                         net (fo=1, routed)           1.041    38.549    c1/o_reg[15]_5[1]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.303    38.852 r  c1/o[13]_i_2__1/O
                         net (fo=3, routed)           1.038    39.891    data1/muxr8/add2resul[13]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.124    40.015 r  data1/muxr8/o[13]_i_1/O
                         net (fo=1, routed)           0.000    40.015    data1/r8/D[13]
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[13]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.077    46.620    data1/r8/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.620    
                         arrival time                         -40.015    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.706ns  (logic 2.963ns (23.319%)  route 9.743ns (76.681%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.396 r  data1/r9/o_reg[15]_i_3__1/O[0]
                         net (fo=1, routed)           0.976    38.372    c1/o_reg[15]_5[0]
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.299    38.671 r  c1/o[12]_i_2__1/O
                         net (fo=3, routed)           1.143    39.814    data1/muxr6/add2resul[12]
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124    39.938 r  data1/muxr6/o[12]_i_1/O
                         net (fo=1, routed)           0.000    39.938    data1/r6/D[12]
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)        0.029    46.573    data1/r6/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -39.938    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.749ns  (logic 2.833ns (22.221%)  route 9.916ns (77.779%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 46.410 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.259 r  data1/r9/o_reg[7]_i_2__0/O[3]
                         net (fo=2, routed)           1.250    38.509    c1/o_reg[7]_6[3]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.306    38.815 r  c1/o[7]_i_2__1/O
                         net (fo=3, routed)           1.042    39.857    data1/muxr6/add2resul[7]
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.124    39.981 r  data1/muxr6/o[7]_i_1/O
                         net (fo=1, routed)           0.000    39.981    data1/r6/D[7]
    SLICE_X7Y83          FDRE                                         r  data1/r6/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.593    46.410    data1/r6/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  data1/r6/o_reg[7]/C
                         clock pessimism              0.243    46.653    
                         clock uncertainty           -0.035    46.617    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.029    46.646    data1/r6/o_reg[7]
  -------------------------------------------------------------------
                         required time                         46.646    
                         arrival time                         -39.981    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r2/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.671ns  (logic 3.423ns (27.013%)  route 9.248ns (72.987%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.288 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.288    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.622 r  data1/r9/o_reg[22]_i_5/O[1]
                         net (fo=1, routed)           0.984    38.606    c1/o_reg[19]_6[1]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.329    38.935 r  c1/o[17]_i_2__1/O
                         net (fo=3, routed)           0.640    39.575    data1/muxr2/add2resul[17]
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.328    39.903 r  data1/muxr2/o[17]_i_1/O
                         net (fo=1, routed)           0.000    39.903    data1/r2/D[17]
    SLICE_X13Y92         FDRE                                         r  data1/r2/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r2/clk_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  data1/r2/o_reg[17]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X13Y92         FDRE (Setup_fdre_C_D)        0.031    46.575    data1/r2/o_reg[17]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -39.903    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        12.712ns  (logic 2.983ns (23.467%)  route 9.729ns (76.533%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    7.502ns = ( 22.502 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.644    22.502    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.730    27.232    
    SLICE_X7Y102                                      0.000    27.232 r  c1/seladd2_1_reg[0]/D
    SLICE_X7Y102         LDCE (DToQ_ldce_D_Q)         0.469    27.701 r  c1/seladd2_1_reg[0]/Q
                         net (fo=34, routed)          3.378    31.079    data1/mux1add2/seladd2_1[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.124    31.203 r  data1/mux1add2/o[7]_i_27/O
                         net (fo=1, routed)           0.566    31.769    data1/mux1add2/o[7]_i_27_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.124    31.893 r  data1/mux1add2/o[7]_i_15/O
                         net (fo=6, routed)           1.740    33.633    c1/op1add2[4]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.124    33.757 r  c1/o[22]_i_67__0/O
                         net (fo=1, routed)           0.000    33.757    c1/o[22]_i_67__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.137 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    data1/r1/o_reg[6]_0[0]
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.254    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.371 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.940    36.311    data1/r9/CO[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152    36.463 r  data1/r9/o[3]_i_7__2/O
                         net (fo=1, routed)           0.000    36.463    data1/r9/add2/p_1_in[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    36.946 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    36.946    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.060 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    37.060    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.174 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    37.174    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.413 r  data1/r9/o_reg[15]_i_3__1/O[2]
                         net (fo=1, routed)           0.421    37.834    c1/o_reg[15]_5[2]
    SLICE_X6Y92          LUT3 (Prop_lut3_I0_O)        0.302    38.136 r  c1/o[14]_i_2__1/O
                         net (fo=3, routed)           1.684    39.820    data1/muxr8/add2resul[14]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.124    39.944 r  data1/muxr8/o[14]_i_1/O
                         net (fo=1, routed)           0.000    39.944    data1/r8/D[14]
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  data1/r8/o_reg[14]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.081    46.624    data1/r8/o_reg[14]
  -------------------------------------------------------------------
                         required time                         46.624    
                         arrival time                         -39.944    
  -------------------------------------------------------------------
                         slack                                  6.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.045ns (6.312%)  route 0.668ns (93.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.668     2.251    c1/cycle[3]
    SLICE_X1Y107         LUT5 (Prop_lut5_I1_O)        0.045     2.296 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.296    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.045ns (6.033%)  route 0.701ns (93.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.585     2.168    c1/cycle[3]
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.329    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.045ns (6.033%)  route 0.701ns (93.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.585     2.168    c1/cycle[3]
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.329    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.045ns (6.033%)  route 0.701ns (93.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.585     2.168    c1/cycle[3]
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.329    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.045ns (5.428%)  route 0.784ns (94.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.585     2.168    c1/cycle[3]
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.412    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.045ns (5.428%)  route 0.784ns (94.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.585     2.168    c1/cycle[3]
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.412    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.045ns (4.598%)  route 0.934ns (95.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.934     2.517    c1/cycle[3]
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.045     2.562 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.562    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092     1.807    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 c1/enable6_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.178ns (31.893%)  route 0.380ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.279     1.862    c1/cycle[3]
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.200     2.108    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     2.286 r  c1/enable6_reg/Q
                         net (fo=24, routed)          0.380     2.666    data1/r6/FSM_sequential_cycle_reg[3]_0[0]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.698    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 c1/enable6_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.178ns (31.893%)  route 0.380ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.279     1.862    c1/cycle[3]
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.200     2.108    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.178     2.286 r  c1/enable6_reg/Q
                         net (fo=24, routed)          0.380     2.666    data1/r6/FSM_sequential_cycle_reg[3]_0[0]
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r6/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     1.698    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 c1/enable1_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r1/o_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.158ns (23.637%)  route 0.510ns (76.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.205     1.788    c1/cycle[3]
    SLICE_X3Y105         LUT5 (Prop_lut5_I1_O)        0.045     1.833 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.141     1.974    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         r  c1/enable1_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         LDCE (EnToQ_ldce_G_Q)        0.158     2.132 r  c1/enable1_reg/Q
                         net (fo=24, routed)          0.510     2.642    data1/r1/FSM_sequential_cycle_reg[0]_0[0]
    SLICE_X5Y92          FDRE                                         r  data1/r1/o_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.960    data1/r1/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  data1/r1/o_reg[22]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X5Y92          FDRE (Hold_fdre_C_CE)       -0.039     1.674    data1/r1/o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.968    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.541ns  (logic 3.202ns (23.647%)  route 10.339ns (76.353%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.317ns = ( 22.317 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.254    21.479    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124    21.603 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.317    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.876 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.645    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.769 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.434    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.558 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.581    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.705 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.705    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.255 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.255    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.369    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.483 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.537    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.687 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.687    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.158 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.158    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.275 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.275    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.392 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.392    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.611 r  data1/r2/o_reg[15]_i_21/O[0]
                         net (fo=1, routed)           1.067    33.678    c1/o_reg[15]_3[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.295    33.973 r  c1/o[12]_i_2__2/O
                         net (fo=4, routed)           1.761    35.734    data1/muxr10/o_reg[21]_0[12]
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.858 r  data1/muxr10/o[12]_i_1/O
                         net (fo=1, routed)           0.000    35.858    data1/r10/D[12]
    SLICE_X14Y91         FDRE                                         r  data1/r10/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  data1/r10/o_reg[12]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X14Y91         FDRE (Setup_fdre_C_D)        0.077    46.621    data1/r10/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.621    
                         arrival time                         -35.858    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.936ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.320ns  (logic 3.202ns (24.040%)  route 10.118ns (75.960%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.317ns = ( 22.317 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.254    21.479    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124    21.603 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.317    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.876 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.645    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.769 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.434    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.558 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.581    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.705 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.705    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.255 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.255    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.369    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.483 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.537    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.687 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.687    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.158 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.158    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.275 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.275    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.392 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.392    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.611 r  data1/r2/o_reg[15]_i_21/O[0]
                         net (fo=1, routed)           1.067    33.678    c1/o_reg[15]_3[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.295    33.973 r  c1/o[12]_i_2__2/O
                         net (fo=4, routed)           1.540    35.513    data1/muxr6/o_reg[21][12]
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  data1/muxr6/o[12]_i_1/O
                         net (fo=1, routed)           0.000    35.637    data1/r6/D[12]
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  data1/r6/o_reg[12]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)        0.029    46.573    data1/r6/o_reg[12]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -35.637    
  -------------------------------------------------------------------
                         slack                                 10.936    

Slack (MET) :             11.006ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r3/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.402ns  (logic 3.503ns (26.138%)  route 9.899ns (73.862%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 46.336 - 42.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 22.214 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.205    21.430    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124    21.554 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.214    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.839 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.213    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.337 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    27.982    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.106 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.106    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.639 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.639    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.756    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.825    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    30.977 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    30.977    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.447 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.447    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.561 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.561    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.675 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.675    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.009 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    33.575    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    33.906 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.362    35.268    data1/muxr3/add4resul[13]
    SLICE_X14Y90         LUT5 (Prop_lut5_I1_O)        0.348    35.616 r  data1/muxr3/o[13]_i_1/O
                         net (fo=1, routed)           0.000    35.616    data1/r3/D[13]
    SLICE_X14Y90         FDRE                                         r  data1/r3/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    46.336    data1/r3/clk_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  data1/r3/o_reg[13]/C
                         clock pessimism              0.243    46.579    
                         clock uncertainty           -0.035    46.543    
    SLICE_X14Y90         FDRE (Setup_fdre_C_D)        0.079    46.622    data1/r3/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -35.616    
  -------------------------------------------------------------------
                         slack                                 11.006    

Slack (MET) :             11.041ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.314ns  (logic 3.463ns (26.011%)  route 9.851ns (73.989%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 46.333 - 42.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 22.214 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.205    21.430    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124    21.554 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.214    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.839 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.213    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.337 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    27.982    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.106 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.106    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.639 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.639    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.756    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.825    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    30.977 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    30.977    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.447 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.447    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.561 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.561    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.675 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.675    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.988 r  c1/o_reg[15]_i_2/O[3]
                         net (fo=2, routed)           1.155    33.142    c1/o_reg[15][3]
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.334    33.476 r  c1/o[15]_i_3/O
                         net (fo=4, routed)           1.725    35.202    data1/muxr6/add4resul[15]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.326    35.528 r  data1/muxr6/o[15]_i_1/O
                         net (fo=1, routed)           0.000    35.528    data1/r6/D[15]
    SLICE_X9Y86          FDRE                                         r  data1/r6/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    46.333    data1/r6/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  data1/r6/o_reg[15]/C
                         clock pessimism              0.243    46.576    
                         clock uncertainty           -0.035    46.540    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.029    46.569    data1/r6/o_reg[15]
  -------------------------------------------------------------------
                         required time                         46.569    
                         arrival time                         -35.528    
  -------------------------------------------------------------------
                         slack                                 11.041    

Slack (MET) :             11.048ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.360ns  (logic 3.503ns (26.219%)  route 9.857ns (73.781%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 22.214 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.205    21.430    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124    21.554 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.214    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.839 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.213    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.337 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    27.982    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.106 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.106    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.639 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.639    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.756    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.825    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    30.977 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    30.977    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.447 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.447    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.561 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.561    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.675 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.675    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.009 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.567    33.575    c1/o_reg[15][1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.331    33.906 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.320    35.226    data1/muxr10/add4resul[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.348    35.574 r  data1/muxr10/o[13]_i_1/O
                         net (fo=1, routed)           0.000    35.574    data1/r10/D[13]
    SLICE_X10Y88         FDRE                                         r  data1/r10/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  data1/r10/o_reg[13]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X10Y88         FDRE (Setup_fdre_C_D)        0.077    46.622    data1/r10/o_reg[13]
  -------------------------------------------------------------------
                         required time                         46.622    
                         arrival time                         -35.574    
  -------------------------------------------------------------------
                         slack                                 11.048    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.201ns  (logic 3.427ns (25.961%)  route 9.774ns (74.039%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.317ns = ( 22.317 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.254    21.479    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124    21.603 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.317    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.876 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.645    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.769 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.434    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.558 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.581    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.705 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.705    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.255 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.255    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.369    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.483 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.537    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.687 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.687    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.158 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.158    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.275 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.275    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.392 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.392    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.509 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.509    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.824 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.579    33.403    c1/o_reg[19]_2[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.307    33.710 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           1.684    35.394    data1/muxr10/o_reg[21]_0[19]
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124    35.518 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    35.518    data1/r10/D[19]
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.079    46.624    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.624    
                         arrival time                         -35.518    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r8/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.189ns  (logic 3.427ns (25.984%)  route 9.762ns (74.016%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -2.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 46.340 - 42.000 ) 
    Source Clock Delay      (SCD):    7.317ns = ( 22.317 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.254    21.479    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124    21.603 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.317    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.876 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.645    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.769 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.434    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.558 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.581    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.705 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.705    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.255 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.255    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.369    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.483 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.537    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.687 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.687    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.158 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.158    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.275 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.275    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.392 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.392    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.509 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.509    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.824 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.579    33.403    c1/o_reg[19]_2[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.307    33.710 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           1.672    35.382    data1/muxr8/o_reg[21][19]
    SLICE_X10Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.506 r  data1/muxr8/o[19]_i_1/O
                         net (fo=1, routed)           0.000    35.506    data1/r8/D[19]
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523    46.340    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  data1/r8/o_reg[19]/C
                         clock pessimism              0.243    46.583    
                         clock uncertainty           -0.035    46.547    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079    46.626    data1/r8/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.626    
                         arrival time                         -35.506    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.118ns  (logic 3.434ns (26.177%)  route 9.684ns (73.823%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 46.338 - 42.000 ) 
    Source Clock Delay      (SCD):    7.317ns = ( 22.317 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.254    21.479    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124    21.603 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.317    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.876 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.645    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.769 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.434    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.558 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.581    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.705 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.705    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.255 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.255    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.369    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.483 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.537    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.687 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.687    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.158 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.158    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.275 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.275    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.392 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.392    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.509 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.509    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.832 r  data1/r2/o_reg[22]_i_13/O[1]
                         net (fo=1, routed)           0.448    33.280    c1/o_reg[19]_2[1]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.306    33.586 r  c1/o[17]_i_2__2/O
                         net (fo=4, routed)           1.725    35.312    data1/muxr10/o_reg[21]_0[17]
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124    35.436 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    35.436    data1/r10/D[17]
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    46.338    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243    46.581    
                         clock uncertainty           -0.035    46.545    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.081    46.626    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                         46.626    
                         arrival time                         -35.436    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.113ns  (logic 3.551ns (27.080%)  route 9.562ns (72.920%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 46.341 - 42.000 ) 
    Source Clock Delay      (SCD):    7.317ns = ( 22.317 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.254    21.479    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.124    21.603 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.714    22.317    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.559    22.876 r  c1/seladd1_2_reg[1]/Q
                         net (fo=53, routed)          3.768    26.645    data1/mux2add1/seladd1_2[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    26.769 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.665    27.434    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124    27.558 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           1.023    28.581    data1/r2/o_reg[3]_1
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.124    28.705 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    28.705    data1/r2/o[22]_i_65__0_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.255 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.255    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.369    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.483 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          2.055    31.537    data1/r2/add1/o1
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    31.687 r  data1/r2/o[3]_i_30/O
                         net (fo=1, routed)           0.000    31.687    data1/r2/add1/p_1_in[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    32.158 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.158    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.275 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.275    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.392 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.392    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.509 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.509    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.626 r  data1/r2/o_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.626    data1/r2/o_reg[22]_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.949 r  data1/r2/o_reg[22]_i_5__0/O[1]
                         net (fo=1, routed)           0.656    33.606    data1/r2/o_reg[22]_i_5__0_n_6
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.306    33.912 r  data1/r2/o[21]_i_2__1/O
                         net (fo=4, routed)           1.395    35.306    data1/muxr6/add1resul[0]
    SLICE_X10Y93         LUT5 (Prop_lut5_I4_O)        0.124    35.430 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    35.430    data1/r6/D[21]
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524    46.341    data1/r6/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243    46.584    
                         clock uncertainty           -0.035    46.548    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081    46.629    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                         46.629    
                         arrival time                         -35.430    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.221ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r4/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.000ns  (clk rise@42.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        13.190ns  (logic 3.577ns (27.119%)  route 9.613ns (72.881%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 46.337 - 42.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 22.214 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.205    21.430    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124    21.554 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.660    22.214    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625    22.839 r  c1/seladd4_1_reg[0]/Q
                         net (fo=59, routed)          3.374    26.213    data1/mux1add4/seladd4_1[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124    26.337 r  data1/mux1add4/o[3]_i_14/O
                         net (fo=6, routed)           1.645    27.982    data1/x3/DI[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    28.106 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    28.106    data1/x3/o[23]_i_46_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.639 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.639    c1/o_reg[6][0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.756    c1/o_reg[23]_i_22_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.952    30.825    c1/data1/add4/o1
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.152    30.977 r  c1/o[3]_i_7__0/O
                         net (fo=1, routed)           0.000    30.977    c1/data1/add4/p_1_in[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    31.447 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.447    c1/o_reg[3]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.561 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.561    c1/o_reg[7]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.675 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.675    c1/o_reg[11]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.789    c1/o_reg[15]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.102 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           1.156    33.257    c1/o_reg[19][3]
    SLICE_X3Y90          LUT3 (Prop_lut3_I0_O)        0.334    33.591 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           1.487    35.078    data1/muxr4/add4resul[19]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.326    35.404 r  data1/muxr4/o[19]_i_1/O
                         net (fo=1, routed)           0.000    35.404    data1/r4/D[19]
    SLICE_X12Y91         FDRE                                         r  data1/r4/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       42.000    42.000 r  
    N15                                               0.000    42.000 r  clk (IN)
                         net (fo=0)                   0.000    42.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    42.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    44.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    46.337    data1/r4/clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  data1/r4/o_reg[19]/C
                         clock pessimism              0.243    46.580    
                         clock uncertainty           -0.035    46.544    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.081    46.625    data1/r4/o_reg[19]
  -------------------------------------------------------------------
                         required time                         46.625    
                         arrival time                         -35.404    
  -------------------------------------------------------------------
                         slack                                 11.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.045ns (9.506%)  route 0.428ns (90.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.428     2.011    c1/cycle[4]
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.045     2.056 f  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.056    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092     1.807    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.353%)  route 0.796ns (94.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.796     2.378    c1/cycle[4]
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.045     2.423 f  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.423    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.045ns (5.208%)  route 0.819ns (94.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.819     2.402    c1/cycle[4]
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.045     2.447 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.447    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.045ns (4.598%)  route 0.934ns (95.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934     2.516    c1/cycle[4]
    SLICE_X1Y107         LUT3 (Prop_lut3_I2_O)        0.045     2.561 f  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.561    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.045ns (4.357%)  route 0.988ns (95.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.872     2.454    c1/cycle[4]
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     2.499 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.615    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.045ns (4.357%)  route 0.988ns (95.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.872     2.454    c1/cycle[4]
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     2.499 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.615    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.045ns (4.357%)  route 0.988ns (95.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.872     2.454    c1/cycle[4]
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     2.499 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.116     2.615    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y107         FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.045ns (4.033%)  route 1.071ns (95.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.872     2.454    c1/cycle[4]
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     2.499 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.698    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.045ns (4.033%)  route 1.071ns (95.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.872     2.454    c1/cycle[4]
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     2.499 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.199     2.698    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y106         FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.676    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            data1/r11/o_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.158ns (24.680%)  route 0.482ns (75.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.332     1.915    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.045     1.960 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.141     2.100    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         LDCE (EnToQ_ldce_G_Q)        0.158     2.258 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.482     2.741    data1/r11/E[0]
    SLICE_X1Y113         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.867     1.957    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/C
                         clock pessimism             -0.246     1.710    
    SLICE_X1Y113         FDRE (Hold_fdre_C_CE)       -0.039     1.671    data1/r11/o_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.069    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        9.678ns  (logic 0.124ns (1.281%)  route 9.554ns (98.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 21.272 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.389ns
    Time given to startpoint:         8.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    29.903    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.945    20.720    c1/cycle[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.100    20.820 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.272    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.515    
                         time borrowed                8.389    29.903    
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -29.903    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        10.245ns  (logic 0.124ns (1.210%)  route 10.121ns (98.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.600ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      7.628ns
    Time given to startpoint:         7.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578     9.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124     9.927 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    15.470    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.507     6.282    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.100     6.382 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218     7.600    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     7.843    
                         time borrowed                7.628    15.470    
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 0.124ns (1.514%)  route 8.064ns (98.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      7.078ns
    Time given to startpoint:         7.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578     9.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124     9.927 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    13.413    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.689     5.464    c1/cycle[0]
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.100     5.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528     6.092    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.335    
                         time borrowed                7.078    13.413    
  -------------------------------------------------------------------
                         required time                         13.413    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.200ns  (logic 0.124ns (1.512%)  route 8.076ns (98.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 21.174 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.008ns
    Time given to startpoint:         7.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.425    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.849    20.623    c1/cycle[0]
    SLICE_X4Y104         LUT5 (Prop_lut5_I4_O)        0.100    20.723 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.174    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.417    
                         time borrowed                7.008    28.425    
  -------------------------------------------------------------------
                         required time                         28.425    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.222ns  (logic 0.124ns (1.508%)  route 8.098ns (98.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 21.279 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.925ns
    Time given to startpoint:         6.925ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.447    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.954    20.728    c1/cycle[0]
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.100    20.828 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.279    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    21.522    
                         time borrowed                6.925    28.447    
  -------------------------------------------------------------------
                         required time                         28.447    
                         arrival time                         -28.447    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.340ns  (logic 0.124ns (1.689%)  route 7.216ns (98.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 21.487 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      5.835ns
    Time given to startpoint:         5.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    27.566    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.160    20.935    c1/cycle[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.100    21.035 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.487    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.730    
                         time borrowed                5.835    27.566    
  -------------------------------------------------------------------
                         required time                         27.566    
                         arrival time                         -27.566    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.012ns  (logic 0.124ns (1.768%)  route 6.888ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 21.353 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      5.642ns
    Time given to startpoint:         5.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           3.308    27.238    c1/clr5_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.026    20.801    c1/cycle[0]
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.100    20.901 r  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.452    21.353    c1/clr10_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/G
                         clock pessimism              0.243    21.595    
                         time borrowed                5.642    27.238    
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                         -27.238    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.781ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         14.939ns
    Time borrowed from endpoint:      5.629ns
    Time given to startpoint:         5.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.488     8.713    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    12.653    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.241     6.016    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.100     6.116 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665     6.781    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     7.024    
                         time borrowed                5.629    12.653    
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.781ns = ( 21.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      5.498ns
    Time given to startpoint:         5.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    27.522    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.241    21.016    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.100    21.116 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.781    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    22.024    
                         time borrowed                5.498    27.522    
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -27.522    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        6.300ns  (logic 0.124ns (1.968%)  route 6.176ns (98.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      4.978ns
    Time given to startpoint:         4.978ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.596    26.525    c1/clr5_reg_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.857    20.632    c1/cycle[0]
    SLICE_X4Y108         LUT5 (Prop_lut5_I3_O)        0.100    20.732 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.573    21.305    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[1]/G
                         clock pessimism              0.243    21.548    
                         time borrowed                4.978    26.525    
  -------------------------------------------------------------------
                         required time                         26.525    
                         arrival time                         -26.525    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        1.778ns  (logic 0.045ns (2.531%)  route 1.733ns (97.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 18.102 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.733    18.316    c1/cycle[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I2_O)        0.045    18.361 r  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.361    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.640    17.776    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.056    17.832 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.269    18.102    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.246    17.855    
    SLICE_X2Y99          LDCE (Hold_ldce_G_D)         0.120    17.975    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.975    
                         arrival time                          18.361    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.045ns (2.123%)  route 2.074ns (97.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.074     3.657    c1/cycle[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.045     3.702 f  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.702    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.815     2.952    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.056     3.008 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.413    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246     3.167    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.121     3.288    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.045ns (2.446%)  route 1.795ns (97.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.795     3.377    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     3.422 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.000     3.422    c1/enable3_reg_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.544     2.681    c1/cycle[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.737 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.325     3.062    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/G
                         clock pessimism             -0.246     2.815    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.091     2.906    c1/seladd2_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.185%)  route 2.014ns (97.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.014     3.597    c1/cycle[1]
    SLICE_X10Y98         LUT4 (Prop_lut4_I1_O)        0.045     3.642 r  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.642    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X10Y98         LDCE                                         r  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.815     2.952    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.056     3.008 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.248    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     3.002    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.121     3.123    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.045ns (2.514%)  route 1.745ns (97.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.745     3.327    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     3.372 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.372    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.558     2.694    c1/cycle[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.056     2.750 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.984    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.737    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.828    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.045ns (2.320%)  route 1.894ns (97.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.832     2.415    c1/cycle[1]
    SLICE_X7Y105         LUT3 (Prop_lut3_I0_O)        0.045     2.460 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.522    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.632     2.768    c1/cycle[0]
    SLICE_X7Y105         LUT5 (Prop_lut5_I4_O)        0.056     2.824 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.128    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     2.881    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.951    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.045ns (2.055%)  route 2.145ns (97.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.170     2.753    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.045     2.798 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.772    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.800     2.936    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.992 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.369    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.122    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.177    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.037%)  route 2.165ns (97.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.257     2.839    c1/cycle[1]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.045     2.884 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.792    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.800     2.936    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.992 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.369    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.122    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.182    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.045ns (1.802%)  route 2.453ns (98.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.215     2.798    c1/cycle[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.045     2.843 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.080    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.815     2.952    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.056     3.008 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.534    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.288    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.345    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.045ns (2.068%)  route 2.131ns (97.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.474     3.057    c1/cycle[1]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.102 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.656     3.758    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.654     2.791    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.847 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.165    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[1]/G
                         clock pessimism             -0.246     2.919    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.051     2.970    c1/seladd1_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.758    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 0.124ns (1.126%)  route 10.887ns (98.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.458ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         14.959ns
    Time borrowed from endpoint:      9.536ns
    Time given to startpoint:         9.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    12.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    12.183 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    16.237    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.131     5.906    c1/cycle[0]
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.100     6.006 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     6.458    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243     6.700    
                         time borrowed                9.536    16.237    
  -------------------------------------------------------------------
                         required time                         16.237    
                         arrival time                         -16.237    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.182ns  (logic 0.124ns (1.218%)  route 10.058ns (98.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 21.272 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.892ns
    Time given to startpoint:         8.892ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.407    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.945    20.720    c1/cycle[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.100    20.820 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.272    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.515    
                         time borrowed                8.892    30.407    
  -------------------------------------------------------------------
                         required time                         30.407    
                         arrival time                         -30.407    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.538ns  (logic 0.124ns (1.300%)  route 9.414ns (98.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.243ns = ( 21.243 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      8.277ns
    Time given to startpoint:         8.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           2.581    29.763    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.877    20.652    c1/cycle[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.100    20.752 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.491    21.243    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/G
                         clock pessimism              0.243    21.486    
                         time borrowed                8.277    29.763    
  -------------------------------------------------------------------
                         required time                         29.763    
                         arrival time                         -29.763    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 0.124ns (1.154%)  route 10.625ns (98.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.600ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      8.131ns
    Time given to startpoint:         8.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    10.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    10.431 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    15.974    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.507     6.282    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.100     6.382 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218     7.600    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     7.843    
                         time borrowed                8.131    15.974    
  -------------------------------------------------------------------
                         required time                         15.974    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 0.124ns (1.427%)  route 8.567ns (98.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      7.582ns
    Time given to startpoint:         7.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    10.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    10.431 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    13.916    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.689     5.464    c1/cycle[0]
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.100     5.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528     6.092    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.335    
                         time borrowed                7.582    13.916    
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.703ns  (logic 0.124ns (1.425%)  route 8.579ns (98.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 21.174 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.511ns
    Time given to startpoint:         7.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.928    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.849    20.623    c1/cycle[0]
    SLICE_X4Y104         LUT5 (Prop_lut5_I4_O)        0.100    20.723 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.174    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.417    
                         time borrowed                7.511    28.928    
  -------------------------------------------------------------------
                         required time                         28.928    
                         arrival time                         -28.928    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.726ns  (logic 0.124ns (1.421%)  route 8.602ns (98.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 21.279 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.429ns
    Time given to startpoint:         7.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.951    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.954    20.728    c1/cycle[0]
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.100    20.828 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.279    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    21.522    
                         time borrowed                7.429    28.951    
  -------------------------------------------------------------------
                         required time                         28.951    
                         arrival time                         -28.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.010ns  (logic 0.124ns (1.376%)  route 8.886ns (98.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.781ns = ( 21.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.212ns
    Time given to startpoint:         7.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    29.236    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.241    21.016    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.100    21.116 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.781    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243    22.024    
                         time borrowed                7.212    29.236    
  -------------------------------------------------------------------
                         required time                         29.236    
                         arrival time                         -29.236    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.983ns  (logic 0.124ns (1.380%)  route 8.859ns (98.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.754ns = ( 21.754 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.020ns
    Computed max time borrow:         26.980ns
    Time borrowed from endpoint:      7.211ns
    Time given to startpoint:         7.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.963    29.208    c1/selr9_reg[1]_i_1_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.203    20.978    c1/cycle[0]
    SLICE_X12Y102        LUT5 (Prop_lut5_I3_O)        0.100    21.078 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.676    21.754    c1/selr9_reg[1]_i_2_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.243    21.997    
                         time borrowed                7.211    29.208    
  -------------------------------------------------------------------
                         required time                         29.208    
                         arrival time                         -29.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.417ns  (logic 0.124ns (1.473%)  route 8.293ns (98.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 21.495 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.904ns
    Time given to startpoint:         6.904ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.397    28.643    c1/selr9_reg[1]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.283    21.058    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.100    21.158 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.337    21.495    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243    21.738    
                         time borrowed                6.904    28.643    
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -28.643    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.045ns (2.803%)  route 1.561ns (97.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.748     2.331    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.045     2.376 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.188    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.563     2.700    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I2_O)        0.056     2.756 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.919    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.673    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.743    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.618%)  route 1.674ns (97.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 17.859 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.723    17.306    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.045    17.351 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951    18.302    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.440    17.576    c1/cycle[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.056    17.632 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227    17.859    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246    17.613    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070    17.683    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                        -17.683    
                         arrival time                          18.302    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.045ns (1.944%)  route 2.269ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.362     2.944    c1/cycle[2]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     2.989 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.897    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.800     2.936    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.992 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.369    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.122    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.182    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.324     2.906    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.045     2.951 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.926    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.800     2.936    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.992 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.369    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.122    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.177    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.045ns (2.037%)  route 2.164ns (97.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.268     2.851    c1/cycle[2]
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.045     2.896 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.896     3.792    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.654     2.791    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.847 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.259     3.106    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     2.859    
    SLICE_X6Y102         LDCE (Hold_ldce_G_D)         0.059     2.918    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.045ns (1.745%)  route 2.534ns (98.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.534     4.117    c1/cycle[2]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.045     4.162 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.815     2.952    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.056     3.008 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.413    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     3.167    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     3.287    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.045ns (1.866%)  route 2.367ns (98.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.305     2.887    c1/cycle[2]
    SLICE_X7Y105         LUT3 (Prop_lut3_I2_O)        0.045     2.932 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.994    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.632     2.768    c1/cycle[0]
    SLICE_X7Y105         LUT5 (Prop_lut5_I4_O)        0.056     2.824 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.128    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     2.881    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.951    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.045ns (1.886%)  route 2.342ns (98.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.549     3.132    c1/cycle[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.045     3.177 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.969    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.544     2.681    c1/cycle[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.737 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.052    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.806    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     2.872    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 17.838 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398    17.980    c1/cycle[2]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.045    18.025 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.775    18.800    c1/clr5_reg_i_1_n_0
    SLICE_X6Y106         LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.418    17.554    c1/cycle[0]
    SLICE_X6Y106         LUT5 (Prop_lut5_I1_O)        0.056    17.610 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228    17.838    c1/clr6_reg_i_1_n_0
    SLICE_X6Y106         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246    17.592    
    SLICE_X6Y106         LDCE (Hold_ldce_G_D)         0.059    17.651    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                        -17.651    
                         arrival time                          18.800    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.751%)  route 2.524ns (98.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398     2.980    c1/cycle[2]
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.045     3.025 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     4.152    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.654     2.791    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.847 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.165    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     2.919    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     2.981    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  1.171    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.115ns  (logic 0.124ns (1.226%)  route 9.991ns (98.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 21.272 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.827ns
    Time given to startpoint:         8.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.341    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.945    20.720    c1/cycle[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.100    20.820 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.272    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.515    
                         time borrowed                8.827    30.341    
  -------------------------------------------------------------------
                         required time                         30.341    
                         arrival time                         -30.341    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 0.124ns (1.262%)  route 9.700ns (98.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      8.320ns
    Time given to startpoint:         8.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    15.050    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.160     5.935    c1/cycle[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.100     6.035 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     6.487    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243     6.730    
                         time borrowed                8.320    15.050    
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.812ns  (logic 0.124ns (1.264%)  route 9.688ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 21.487 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.308ns
    Time given to startpoint:         8.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.038    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.160    20.935    c1/cycle[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.100    21.035 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.487    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.730    
                         time borrowed                8.308    30.038    
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -30.038    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 0.124ns (1.161%)  route 10.558ns (98.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.600ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      8.066ns
    Time given to startpoint:         8.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    10.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    10.365 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    15.908    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.507     6.282    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.100     6.382 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218     7.600    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     7.843    
                         time borrowed                8.066    15.908    
  -------------------------------------------------------------------
                         required time                         15.908    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.769ns  (logic 0.124ns (1.269%)  route 9.645ns (98.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.781ns = ( 21.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      7.971ns
    Time given to startpoint:         7.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    29.995    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.241    21.016    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.100    21.116 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.781    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    22.024    
                         time borrowed                7.971    29.995    
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -29.995    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr6_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.124ns (1.334%)  route 9.174ns (98.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      7.914ns
    Time given to startpoint:         7.914ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.493    14.524    c1/selr6_reg[0]_i_1_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.042     5.817    c1/cycle[0]
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.100     5.917 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451     6.367    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/G
                         clock pessimism              0.243     6.610    
                         time borrowed                7.914    14.524    
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.892ns  (logic 0.124ns (1.254%)  route 9.768ns (98.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 22.068 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.807ns
    Time given to startpoint:         7.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    30.118    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.283    21.058    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.100    21.158 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.068    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.311    
                         time borrowed                7.807    30.118    
  -------------------------------------------------------------------
                         required time                         30.118    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 0.124ns (1.438%)  route 8.501ns (98.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      7.516ns
    Time given to startpoint:         7.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    10.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    10.365 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    13.851    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.689     5.464    c1/cycle[0]
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.100     5.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528     6.092    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.335    
                         time borrowed                7.516    13.851    
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.124ns (1.369%)  route 8.934ns (98.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         14.940ns
    Time borrowed from endpoint:      7.457ns
    Time given to startpoint:         7.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.252    14.284    c1/selr6_reg[0]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/opadd1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.094     5.869    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.100     5.969 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614     6.584    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/opadd1_reg[1]/G
                         clock pessimism              0.243     6.827    
                         time borrowed                7.457    14.284    
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.637ns  (logic 0.124ns (1.436%)  route 8.513ns (98.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 21.174 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.446ns
    Time given to startpoint:         7.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.863    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.849    20.623    c1/cycle[0]
    SLICE_X4Y104         LUT5 (Prop_lut5_I4_O)        0.100    20.723 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.174    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.417    
                         time borrowed                7.446    28.863    
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.863    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        1.595ns  (logic 0.045ns (2.821%)  route 1.550ns (97.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 17.838 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.550    18.134    c1/cycle[3]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045    18.179 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    18.179    c1/enable1_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.482    17.619    c1/cycle[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I3_O)        0.056    17.675 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164    17.838    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246    17.592    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.092    17.684    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                        -17.684    
                         arrival time                          18.179    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.802     2.385    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.045     2.430 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.243    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.563     2.700    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I2_O)        0.056     2.756 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.919    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.673    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.743    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.083ns  (logic 0.045ns (2.160%)  route 2.038ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 18.165 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.911    17.495    c1/cycle[3]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045    17.540 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    18.666    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.654    17.791    c1/cycle[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.056    17.847 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318    18.165    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246    17.919    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062    17.981    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.981    
                         arrival time                          18.666    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 18.152 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.909    17.492    c1/cycle[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045    17.537 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.172    18.709    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.640    17.776    c1/cycle[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I2_O)        0.056    17.832 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320    18.152    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[1]/G
                         clock pessimism             -0.246    17.906    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085    17.991    c1/seladd4_1_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.991    
                         arrival time                          18.709    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 17.859 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.879    17.462    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.045    17.507 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951    18.458    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.440    17.576    c1/cycle[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.056    17.632 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227    17.859    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246    17.613    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070    17.683    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                        -17.683    
                         arrival time                          18.458    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.045ns (2.218%)  route 1.984ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.984     3.567    c1/cycle[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.045     3.612 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.612    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.558     2.694    c1/cycle[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.056     2.750 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.984    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.737    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.828    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.045ns (2.136%)  route 2.061ns (97.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.809     3.393    c1/cycle[3]
    SLICE_X11Y103        LUT4 (Prop_lut4_I3_O)        0.045     3.438 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     3.690    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.544     2.681    c1/cycle[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.737 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327     3.064    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     2.818    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087     2.905    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.045ns (1.890%)  route 2.337ns (98.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.362     2.946    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.045     2.991 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.965    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.800     2.936    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.992 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.369    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.122    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.177    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.045ns (2.087%)  route 2.111ns (97.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.839     2.422    c1/cycle[3]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.045     2.467 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           1.273     3.740    c1/selr1_reg[1]_i_1_n_0
    SLICE_X2Y105         LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.447     2.583    c1/cycle[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I4_O)        0.056     2.639 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.293     2.932    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y105         LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     2.686    
    SLICE_X2Y105         LDCE (Hold_ldce_G_D)         0.059     2.745    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.930     2.513    c1/cycle[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.558 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           1.385     3.944    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X9Y100         LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.544     2.681    c1/cycle[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.737 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387     3.123    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     2.877    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.063     2.940    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  1.003    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        11.711ns  (logic 0.124ns (1.059%)  route 11.587ns (98.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      10.422ns
    Time given to startpoint:         10.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    16.936    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.945     5.720    c1/cycle[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.100     5.820 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452     6.272    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.515    
                         time borrowed               10.422    16.936    
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        12.278ns  (logic 0.124ns (1.010%)  route 12.154ns (98.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.600ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      9.661ns
    Time given to startpoint:         9.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    17.503    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.507     6.282    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.100     6.382 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218     7.600    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     7.843    
                         time borrowed                9.661    17.503    
  -------------------------------------------------------------------
                         required time                         17.503    
                         arrival time                         -17.503    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        11.062ns  (logic 0.124ns (1.121%)  route 10.938ns (98.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.458ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         14.959ns
    Time borrowed from endpoint:      9.587ns
    Time given to startpoint:         9.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.885    12.110    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.124    12.234 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    16.288    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.131     5.906    c1/cycle[0]
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.100     6.006 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     6.458    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243     6.700    
                         time borrowed                9.587    16.288    
  -------------------------------------------------------------------
                         required time                         16.288    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.124ns (1.213%)  route 10.097ns (98.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      9.111ns
    Time given to startpoint:         9.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    15.446    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.689     5.464    c1/cycle[0]
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.100     5.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528     6.092    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.335    
                         time borrowed                9.111    15.446    
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -15.446    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.601ns  (logic 0.124ns (1.170%)  route 10.477ns (98.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 21.487 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.096ns
    Time given to startpoint:         9.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.826    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.160    20.935    c1/cycle[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.100    21.035 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.487    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.730    
                         time borrowed                9.096    30.826    
  -------------------------------------------------------------------
                         required time                         30.826    
                         arrival time                         -30.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.124ns (1.212%)  route 10.109ns (98.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      9.041ns
    Time given to startpoint:         9.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    15.458    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.849     5.623    c1/cycle[0]
    SLICE_X4Y104         LUT5 (Prop_lut5_I4_O)        0.100     5.723 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.174    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.417    
                         time borrowed                9.041    15.458    
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.539ns  (logic 0.124ns (1.177%)  route 10.415ns (98.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 21.487 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      9.034ns
    Time given to startpoint:         9.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.397    26.622    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.124    26.746 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    30.764    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.160    20.935    c1/cycle[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.100    21.035 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.487    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243    21.730    
                         time borrowed                9.034    30.764    
  -------------------------------------------------------------------
                         required time                         30.764    
                         arrival time                         -30.764    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 0.124ns (1.209%)  route 10.131ns (98.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      8.958ns
    Time given to startpoint:         8.958ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    15.480    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.954     5.728    c1/cycle[0]
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.100     5.828 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451     6.279    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.522    
                         time borrowed                8.958    15.480    
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.558ns  (logic 0.124ns (1.174%)  route 10.434ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.781ns = ( 21.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.759ns
    Time given to startpoint:         8.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    30.783    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.241    21.016    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.100    21.116 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.781    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    22.024    
                         time borrowed                8.759    30.783    
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.105ns  (logic 0.124ns (1.227%)  route 9.981ns (98.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.414ns = ( 21.414 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.673ns
    Time given to startpoint:         8.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.955    27.180    c1/cycle[4]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.124    27.304 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           3.025    30.330    c1/selr10_reg[1]_i_1_n_0
    SLICE_X8Y106         LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.087    20.862    c1/cycle[0]
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.100    20.962 r  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.414    c1/selr10_reg[1]_i_2_n_0
    SLICE_X8Y106         LDCE                                         r  c1/selr10_reg[1]/G
                         clock pessimism              0.243    21.657    
                         time borrowed                8.673    30.330    
  -------------------------------------------------------------------
                         required time                         30.330    
                         arrival time                         -30.330    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.045ns (2.526%)  route 1.736ns (97.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.980     2.563    c1/cycle[4]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.608 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756     3.364    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.542     2.678    c1/cycle[0]
    SLICE_X4Y108         LUT5 (Prop_lut5_I3_O)        0.056     2.734 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290     3.025    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.778    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070     2.848    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.196ns  (logic 0.045ns (2.049%)  route 2.151ns (97.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 18.230 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.726    18.778    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y102        LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.798    17.934    c1/cycle[0]
    SLICE_X11Y103        LUT5 (Prop_lut5_I3_O)        0.056    17.990 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.240    18.230    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246    17.984    
    SLICE_X11Y102        LDCE (Hold_ldce_G_D)         0.059    18.043    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.043    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.045ns (2.348%)  route 1.871ns (97.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.059     2.641    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.045     2.686 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.499    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.563     2.700    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I2_O)        0.056     2.756 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.919    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.673    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.743    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.145ns  (logic 0.045ns (2.098%)  route 2.100ns (97.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 18.132 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.675    18.728    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.712    17.848    c1/cycle[0]
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.056    17.904 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.228    18.132    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246    17.886    
    SLICE_X8Y104         LDCE (Hold_ldce_G_D)         0.059    17.945    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.945    
                         arrival time                          18.728    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.200ns  (logic 0.045ns (2.046%)  route 2.155ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 18.068 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.730    18.782    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y105         LDCE                                         r  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.648    17.784    c1/cycle[0]
    SLICE_X8Y105         LUT5 (Prop_lut5_I2_O)        0.056    17.840 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.228    18.068    c1/selr3_reg[1]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246    17.822    
    SLICE_X8Y105         LDCE (Hold_ldce_G_D)         0.059    17.881    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.881    
                         arrival time                          18.782    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.045ns (2.044%)  route 2.157ns (97.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.157     3.739    c1/cycle[4]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.045     3.784 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.784    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.558     2.694    c1/cycle[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.056     2.750 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.984    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.737    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.828    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.045ns (1.825%)  route 2.421ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253     3.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045     3.881 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.168     4.049    c1/selr7_reg_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.815     2.952    c1/cycle[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.056     3.008 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.248    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     3.002    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.059     3.061    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.045ns (1.973%)  route 2.236ns (98.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.444     3.026    c1/cycle[4]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.045     3.071 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.864    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.544     2.681    c1/cycle[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.737 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.052    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.806    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     2.872    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.045ns (1.844%)  route 2.396ns (98.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253     3.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045     3.881 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.142     4.023    c1/selr7_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         f  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.776     2.912    c1/cycle[0]
    SLICE_X11Y99         LUT5 (Prop_lut5_I2_O)        0.056     2.968 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.227     3.195    c1/selsqrt_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.246     2.948    
    SLICE_X11Y99         LDCE (Hold_ldce_G_D)         0.070     3.018    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.045ns (1.726%)  route 2.563ns (98.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.588     3.171    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.045     3.216 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     4.190    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.800     2.936    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.992 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.369    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.122    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.177    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  1.013    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.151ns  (logic 0.124ns (0.943%)  route 13.027ns (99.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.988ns = ( 23.988 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      9.147ns
    Time given to startpoint:         9.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.377    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.025    22.799    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.100    22.899 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    23.988    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    24.231    
                         time borrowed                9.147    33.377    
  -------------------------------------------------------------------
                         required time                         33.377    
                         arrival time                         -33.377    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        9.730ns  (logic 0.124ns (1.274%)  route 9.606ns (98.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.484ns = ( 22.484 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.229ns
    Time given to startpoint:         7.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    29.956    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.700    21.474    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.100    21.574 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.484    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.727    
                         time borrowed                7.229    29.956    
  -------------------------------------------------------------------
                         required time                         29.956    
                         arrival time                         -29.956    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        7.815ns  (logic 0.124ns (1.587%)  route 7.691ns (98.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.926ns = ( 21.926 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      5.873ns
    Time given to startpoint:         5.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           2.028    28.042    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.438    21.212    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.100    21.312 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614    21.926    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    22.169    
                         time borrowed                5.873    28.042    
  -------------------------------------------------------------------
                         required time                         28.042    
                         arrival time                         -28.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 0.124ns (1.610%)  route 7.576ns (98.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         14.908ns
    Time borrowed from endpoint:      5.569ns
    Time given to startpoint:         5.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.161     9.388    c1/cycle[0]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     9.512 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           3.414    12.926    c1/enable2_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.575     6.349    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.100     6.449 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     7.113    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.243     7.356    
                         time borrowed                5.569    12.926    
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 0.124ns (1.369%)  route 8.936ns (98.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.735ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      5.308ns
    Time given to startpoint:         5.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.690     9.916    c1/cycle[0]
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.124    10.040 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           4.246    14.286    c1/selr8_reg[0]_i_1_n_0
    SLICE_X6Y99          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.025     7.799    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.100     7.899 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.836     8.735    c1/enable8_reg_i_1_n_0
    SLICE_X6Y99          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243     8.978    
                         time borrowed                5.308    14.286    
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns = ( 21.791 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      4.598ns
    Time given to startpoint:         4.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.494    23.720    c1/cycle[0]
    SLICE_X6Y102         LUT5 (Prop_lut5_I2_O)        0.124    23.844 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.788    26.632    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.438    21.212    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.100    21.312 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.480    21.791    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    22.034    
                         time borrowed                4.598    26.632    
  -------------------------------------------------------------------
                         required time                         26.632    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 0.124ns (1.904%)  route 6.388ns (98.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.922ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         15.040ns
    Time borrowed from endpoint:      4.573ns
    Time given to startpoint:         4.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.388    11.615    c1/cycle[0]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.124    11.739 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.739    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.438     6.212    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.100     6.312 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.611     6.922    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     7.165    
                         time borrowed                4.573    11.739    
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.496ns  (logic 0.124ns (1.909%)  route 6.372ns (98.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.926ns = ( 21.926 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         27.085ns
    Time borrowed from endpoint:      4.553ns
    Time given to startpoint:         4.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.372    26.598    c1/cycle[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.124    26.722 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.722    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.525    21.299    c1/cycle[1]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.100    21.399 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.527    21.926    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    22.169    
                         time borrowed                4.553    26.722    
  -------------------------------------------------------------------
                         required time                         26.722    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.600ns  (logic 0.124ns (1.879%)  route 6.476ns (98.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.243ns = ( 22.243 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         27.081ns
    Time borrowed from endpoint:      4.340ns
    Time given to startpoint:         4.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.476    26.702    c1/cycle[0]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.124    26.826 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.826    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.700    21.474    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.100    21.574 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.668    22.243    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243    22.485    
                         time borrowed                4.340    26.826    
  -------------------------------------------------------------------
                         required time                         26.826    
                         arrival time                         -26.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.327ns  (logic 0.124ns (1.960%)  route 6.203ns (98.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.972ns = ( 21.972 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.022ns
    Computed max time borrow:         26.978ns
    Time borrowed from endpoint:      4.339ns
    Time given to startpoint:         4.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.691    23.917    c1/cycle[0]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124    24.041 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.512    26.553    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.525    21.299    c1/cycle[1]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.100    21.399 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.573    21.972    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243    22.214    
                         time borrowed                4.339    26.553    
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                         -26.553    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        1.837ns  (logic 0.045ns (2.450%)  route 1.792ns (97.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 18.019 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.841    17.424    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.045    17.469 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951    18.420    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.600    17.736    c1/cycle[1]
    SLICE_X3Y107         LUT5 (Prop_lut5_I4_O)        0.056    17.792 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227    18.019    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246    17.772    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070    17.842    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                        -17.842    
                         arrival time                          18.420    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.045ns (2.800%)  route 1.562ns (97.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.750     2.334    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.045     2.379 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.191    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.383     2.518    c1/cycle[1]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.056     2.574 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.738    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.492    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.562    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.045ns (1.811%)  route 2.440ns (98.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.532     3.116    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I1_O)        0.045     3.161 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     4.069    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.021     3.157    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.213 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.589    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.403    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.045ns (1.571%)  route 2.819ns (98.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.581     3.164    c1/cycle[0]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.045     3.209 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.447    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.107     3.243    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.056     3.299 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.825    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.578    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.635    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.696ns  (logic 0.045ns (1.669%)  route 2.651ns (98.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 18.371 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.525    18.108    c1/cycle[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.045    18.153 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    19.280    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.861    17.996    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.056    18.052 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318    18.371    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246    18.124    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062    18.186    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.186    
                         arrival time                          19.280    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.742ns  (logic 0.045ns (1.641%)  route 2.697ns (98.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 18.382 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.505    18.089    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045    18.134 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.192    19.326    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.874    18.010    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.056    18.066 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316    18.382    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246    18.135    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.070    18.205    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.205    
                         arrival time                          19.326    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.045ns (1.729%)  route 2.557ns (98.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.557     4.140    c1/cycle[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I1_O)        0.045     4.185 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.185    c1/enable6_reg_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.751     2.887    c1/cycle[1]
    SLICE_X2Y106         LUT5 (Prop_lut5_I2_O)        0.056     2.943 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     3.176    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     2.930    
    SLICE_X2Y106         LDCE (Hold_ldce_G_D)         0.120     3.050    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.866ns  (logic 0.045ns (1.570%)  route 2.821ns (98.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 18.453 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.528    18.111    c1/cycle[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I1_O)        0.045    18.156 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.293    19.449    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X9Y100         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.874    18.010    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.056    18.066 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387    18.453    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/seladd2_2_reg[0]/G
                         clock pessimism             -0.246    18.206    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.059    18.265    c1/seladd2_2_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.265    
                         arrival time                          19.449    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.922ns  (logic 0.045ns (1.540%)  route 2.877ns (98.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 18.467 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.645    18.229    c1/cycle[0]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045    18.274 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.232    19.506    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956    18.091    c1/cycle[1]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.056    18.147 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320    18.467    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[0]/G
                         clock pessimism             -0.246    18.221    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085    18.306    c1/seladd4_1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.306    
                         arrival time                          19.506    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.806     3.390    c1/cycle[0]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     3.435 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756     4.191    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.668     2.803    c1/cycle[1]
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.056     2.859 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290     3.150    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.903    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070     2.973    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           4.191    
  -------------------------------------------------------------------
                         slack                                  1.217    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        11.011ns  (logic 0.124ns (1.126%)  route 10.887ns (98.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 21.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.171ns
    Time given to startpoint:         9.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    31.237    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.497    21.271    c1/cycle[1]
    SLICE_X8Y104         LUT5 (Prop_lut5_I3_O)        0.100    21.371 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.822    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243    22.065    
                         time borrowed                9.171    31.237    
  -------------------------------------------------------------------
                         required time                         31.237    
                         arrival time                         -31.237    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.182ns  (logic 0.124ns (1.218%)  route 10.058ns (98.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.947ns = ( 21.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.216ns
    Time given to startpoint:         8.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.407    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.622    21.396    c1/cycle[1]
    SLICE_X6Y103         LUT5 (Prop_lut5_I1_O)        0.100    21.496 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.947    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    22.190    
                         time borrowed                8.216    30.407    
  -------------------------------------------------------------------
                         required time                         30.407    
                         arrival time                         -30.407    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.538ns  (logic 0.124ns (1.300%)  route 9.414ns (98.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 21.365 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      8.156ns
    Time given to startpoint:         8.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           2.581    29.763    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.000    20.774    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.100    20.874 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.491    21.365    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/G
                         clock pessimism              0.243    21.608    
                         time borrowed                8.156    29.763    
  -------------------------------------------------------------------
                         required time                         29.763    
                         arrival time                         -29.763    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.749ns  (logic 0.124ns (1.154%)  route 10.625ns (98.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.043ns = ( 23.043 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.688ns
    Time given to startpoint:         7.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.974    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.951    21.725    c1/cycle[1]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.100    21.825 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    23.043    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    23.286    
                         time borrowed                7.688    30.974    
  -------------------------------------------------------------------
                         required time                         30.974    
                         arrival time                         -30.974    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.703ns  (logic 0.124ns (1.425%)  route 8.579ns (98.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns = ( 21.449 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.236ns
    Time given to startpoint:         7.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.928    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.124    20.898    c1/cycle[1]
    SLICE_X4Y104         LUT5 (Prop_lut5_I1_O)        0.100    20.998 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.449    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.692    
                         time borrowed                7.236    28.928    
  -------------------------------------------------------------------
                         required time                         28.928    
                         arrival time                         -28.928    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.691ns  (logic 0.124ns (1.427%)  route 8.567ns (98.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns = ( 21.524 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.150ns
    Time given to startpoint:         7.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.916    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.122    20.896    c1/cycle[1]
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.100    20.996 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.524    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.767    
                         time borrowed                7.150    28.916    
  -------------------------------------------------------------------
                         required time                         28.916    
                         arrival time                         -28.916    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.010ns  (logic 0.124ns (1.376%)  route 8.886ns (98.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.114ns = ( 22.114 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      6.878ns
    Time given to startpoint:         6.878ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    29.236    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.575    21.349    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.100    21.449 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    22.114    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243    22.357    
                         time borrowed                6.878    29.236    
  -------------------------------------------------------------------
                         required time                         29.236    
                         arrival time                         -29.236    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.726ns  (logic 0.124ns (1.421%)  route 8.602ns (98.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.872ns = ( 21.872 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.836ns
    Time given to startpoint:         6.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.951    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.548    21.322    c1/cycle[1]
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.100    21.422 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.872    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    22.115    
                         time borrowed                6.836    28.951    
  -------------------------------------------------------------------
                         required time                         28.951    
                         arrival time                         -28.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.983ns  (logic 0.124ns (1.380%)  route 8.859ns (98.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.153ns = ( 22.153 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.020ns
    Computed max time borrow:         26.980ns
    Time borrowed from endpoint:      6.812ns
    Time given to startpoint:         6.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.963    29.208    c1/selr9_reg[1]_i_1_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.602    21.376    c1/cycle[1]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.100    21.476 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.676    22.153    c1/selr9_reg[1]_i_2_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.243    22.396    
                         time borrowed                6.812    29.208    
  -------------------------------------------------------------------
                         required time                         29.208    
                         arrival time                         -29.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.417ns  (logic 0.124ns (1.473%)  route 8.293ns (98.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 21.911 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.488ns
    Time given to startpoint:         6.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.397    28.643    c1/selr9_reg[1]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.700    21.474    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.100    21.574 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.337    21.911    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243    22.154    
                         time borrowed                6.488    28.643    
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -28.643    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.618%)  route 1.674ns (97.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 18.019 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.723    17.306    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.045    17.351 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951    18.302    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.600    17.736    c1/cycle[1]
    SLICE_X3Y107         LUT5 (Prop_lut5_I4_O)        0.056    17.792 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227    18.019    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246    17.772    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070    17.842    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                        -17.842    
                         arrival time                          18.302    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.045ns (1.944%)  route 2.269ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.362     2.944    c1/cycle[2]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     2.989 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.897    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.021     3.157    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.213 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.589    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.403    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.324     2.906    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.045     2.951 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.926    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.021     3.157    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.213 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.589    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.398    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.398    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.045ns (1.745%)  route 2.534ns (98.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.534     4.117    c1/cycle[2]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.045     4.162 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.107     3.243    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.056     3.299 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.704    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     3.458    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     3.578    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.045ns (2.803%)  route 1.561ns (97.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.748     2.331    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.045     2.376 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.188    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.383     2.518    c1/cycle[1]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.056     2.574 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.738    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.492    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.562    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.045ns (2.037%)  route 2.164ns (97.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.268     2.851    c1/cycle[2]
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.045     2.896 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.896     3.792    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.861     2.996    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.056     3.052 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.259     3.311    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.065    
    SLICE_X6Y102         LDCE (Hold_ldce_G_D)         0.059     3.124    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        2.387ns  (logic 0.045ns (1.886%)  route 2.342ns (98.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 18.382 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.549    18.132    c1/cycle[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.045    18.177 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792    18.969    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.874    18.010    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.056    18.066 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316    18.382    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246    18.135    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066    18.201    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.201    
                         arrival time                          18.969    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        2.593ns  (logic 0.045ns (1.735%)  route 2.548ns (98.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 18.467 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.316    17.898    c1/cycle[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.045    17.943 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.232    19.176    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956    18.091    c1/cycle[1]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.056    18.147 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320    18.467    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[0]/G
                         clock pessimism             -0.246    18.221    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085    18.306    c1/seladd4_1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.306    
                         arrival time                          19.176    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.045ns (1.715%)  route 2.579ns (98.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398     2.980    c1/cycle[2]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.045     3.025 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.182     4.207    c1/clr5_reg_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.050     3.186    c1/cycle[1]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.056     3.242 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.470    c1/enable7_reg_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     3.223    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     3.282    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.045ns (1.703%)  route 2.597ns (98.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398     2.980    c1/cycle[2]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.045     3.025 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.199     4.224    c1/clr5_reg_i_1_n_0
    SLICE_X11Y105        LDCE                                         f  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.027     3.163    c1/cycle[1]
    SLICE_X11Y105        LUT5 (Prop_lut5_I0_O)        0.056     3.219 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.227     3.445    c1/clr9_reg_i_1_n_0
    SLICE_X11Y105        LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     3.199    
    SLICE_X11Y105        LDCE (Hold_ldce_G_D)         0.070     3.269    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.955    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        13.314ns  (logic 0.124ns (0.931%)  route 13.190ns (99.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.988ns = ( 23.988 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      9.309ns
    Time given to startpoint:         9.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.540    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.025    22.799    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.100    22.899 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    23.988    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    24.231    
                         time borrowed                9.309    33.540    
  -------------------------------------------------------------------
                         required time                         33.540    
                         arrival time                         -33.540    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.115ns  (logic 0.124ns (1.226%)  route 9.991ns (98.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.947ns = ( 21.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.151ns
    Time given to startpoint:         8.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.341    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.622    21.396    c1/cycle[1]
    SLICE_X6Y103         LUT5 (Prop_lut5_I1_O)        0.100    21.496 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.947    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    22.190    
                         time borrowed                8.151    30.341    
  -------------------------------------------------------------------
                         required time                         30.341    
                         arrival time                         -30.341    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 0.124ns (1.262%)  route 9.700ns (98.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      7.751ns
    Time given to startpoint:         7.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    15.050    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.730     6.504    c1/cycle[1]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.100     6.604 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     7.056    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243     7.299    
                         time borrowed                7.751    15.050    
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.812ns  (logic 0.124ns (1.264%)  route 9.688ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 22.056 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      7.739ns
    Time given to startpoint:         7.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.038    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.730    21.504    c1/cycle[1]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.100    21.604 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    22.056    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    22.299    
                         time borrowed                7.739    30.038    
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -30.038    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.769ns  (logic 0.124ns (1.269%)  route 9.645ns (98.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.114ns = ( 22.114 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      7.638ns
    Time given to startpoint:         7.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    29.995    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.575    21.349    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.100    21.449 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    22.114    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    22.357    
                         time borrowed                7.638    29.995    
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -29.995    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.682ns  (logic 0.124ns (1.161%)  route 10.558ns (98.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.043ns = ( 23.043 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.623ns
    Time given to startpoint:         7.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.908    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.951    21.725    c1/cycle[1]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.100    21.825 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    23.043    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    23.286    
                         time borrowed                7.623    30.908    
  -------------------------------------------------------------------
                         required time                         30.908    
                         arrival time                         -30.908    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.892ns  (logic 0.124ns (1.254%)  route 9.768ns (98.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.484ns = ( 22.484 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.391ns
    Time given to startpoint:         7.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    30.118    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.700    21.474    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.100    21.574 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.484    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.727    
                         time borrowed                7.391    30.118    
  -------------------------------------------------------------------
                         required time                         30.118    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr6_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.124ns (1.334%)  route 9.174ns (98.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.929ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      7.352ns
    Time given to startpoint:         7.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.493    14.524    c1/selr6_reg[0]_i_1_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.604     6.378    c1/cycle[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.100     6.478 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451     6.929    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/G
                         clock pessimism              0.243     7.172    
                         time borrowed                7.352    14.524    
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.637ns  (logic 0.124ns (1.436%)  route 8.513ns (98.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns = ( 21.449 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.171ns
    Time given to startpoint:         7.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.863    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.124    20.898    c1/cycle[1]
    SLICE_X4Y104         LUT5 (Prop_lut5_I1_O)        0.100    20.998 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.449    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.692    
                         time borrowed                7.171    28.863    
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.863    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.124ns (1.369%)  route 8.934ns (98.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.926ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         14.940ns
    Time borrowed from endpoint:      7.115ns
    Time given to startpoint:         7.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.252    14.284    c1/selr6_reg[0]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/opadd1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.438     6.212    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.100     6.312 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614     6.926    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/opadd1_reg[1]/G
                         clock pessimism              0.243     7.169    
                         time borrowed                7.115    14.284    
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 18.467 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.909    17.492    c1/cycle[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045    17.537 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.172    18.709    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956    18.091    c1/cycle[1]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.056    18.147 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320    18.467    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[1]/G
                         clock pessimism             -0.246    18.221    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085    18.306    c1/seladd4_1_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.306    
                         arrival time                          18.709    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.106ns  (logic 0.045ns (2.136%)  route 2.061ns (97.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 18.393 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.809    18.393    c1/cycle[3]
    SLICE_X11Y103        LUT4 (Prop_lut4_I3_O)        0.045    18.438 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252    18.690    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.874    18.010    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.056    18.066 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327    18.393    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246    18.147    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087    18.234    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.234    
                         arrival time                          18.690    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.045ns (2.160%)  route 2.038ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.911     2.495    c1/cycle[3]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045     2.540 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     3.666    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.861     2.996    c1/cycle[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.056     3.052 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.371    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     3.124    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     3.186    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        1.595ns  (logic 0.045ns (2.821%)  route 1.550ns (97.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 17.844 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.550    18.134    c1/cycle[3]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045    18.179 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    18.179    c1/enable1_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.489    17.624    c1/cycle[1]
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.056    17.680 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164    17.844    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246    17.597    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.092    17.689    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                        -17.689    
                         arrival time                          18.179    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.045ns (1.890%)  route 2.337ns (98.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.362     2.946    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.045     2.991 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.965    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.021     3.157    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.213 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.589    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.398    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.398    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.879     2.462    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.045     2.507 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.458    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.600     2.736    c1/cycle[1]
    SLICE_X3Y107         LUT5 (Prop_lut5_I4_O)        0.056     2.792 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     3.019    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.772    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.842    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 18.453 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.930    17.513    c1/cycle[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045    17.558 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           1.385    18.944    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X9Y100         LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.874    18.010    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.056    18.066 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387    18.453    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246    18.206    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.063    18.269    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.269    
                         arrival time                          18.944    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.802     2.385    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.045     2.430 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.243    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.383     2.518    c1/cycle[1]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.056     2.574 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.738    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.492    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.562    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.045ns (1.616%)  route 2.739ns (98.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.501     3.085    c1/cycle[3]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.045     3.130 f  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.367    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.107     3.243    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.056     3.299 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.825    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.578    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.635    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.045ns (2.218%)  route 1.984ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.984     3.567    c1/cycle[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.045     3.612 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.612    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.562     2.697    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.056     2.753 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.987    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.740    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.831    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.781    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        11.711ns  (logic 0.124ns (1.059%)  route 11.587ns (98.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.947ns = ( 21.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      9.746ns
    Time given to startpoint:         9.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    31.936    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.622    21.396    c1/cycle[1]
    SLICE_X6Y103         LUT5 (Prop_lut5_I1_O)        0.100    21.496 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.947    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    22.190    
                         time borrowed                9.746    31.936    
  -------------------------------------------------------------------
                         required time                         31.936    
                         arrival time                         -31.936    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        11.062ns  (logic 0.124ns (1.121%)  route 10.938ns (98.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 21.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.222ns
    Time given to startpoint:         9.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.885    27.110    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.124    27.234 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    31.288    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.497    21.271    c1/cycle[1]
    SLICE_X8Y104         LUT5 (Prop_lut5_I3_O)        0.100    21.371 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.822    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243    22.065    
                         time borrowed                9.222    31.288    
  -------------------------------------------------------------------
                         required time                         31.288    
                         arrival time                         -31.288    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        12.278ns  (logic 0.124ns (1.010%)  route 12.154ns (98.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.043ns = ( 23.043 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      9.217ns
    Time given to startpoint:         9.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    32.503    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.951    21.725    c1/cycle[1]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.100    21.825 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    23.043    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    23.286    
                         time borrowed                9.217    32.503    
  -------------------------------------------------------------------
                         required time                         32.503    
                         arrival time                         -32.503    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.124ns (1.212%)  route 10.109ns (98.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      8.766ns
    Time given to startpoint:         8.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    15.458    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.124     5.898    c1/cycle[1]
    SLICE_X4Y104         LUT5 (Prop_lut5_I1_O)        0.100     5.998 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.449    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.692    
                         time borrowed                8.766    15.458    
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.221ns  (logic 0.124ns (1.213%)  route 10.097ns (98.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns = ( 21.524 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.679ns
    Time given to startpoint:         8.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    30.446    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.122    20.896    c1/cycle[1]
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.100    20.996 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.524    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.767    
                         time borrowed                8.679    30.446    
  -------------------------------------------------------------------
                         required time                         30.446    
                         arrival time                         -30.446    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        12.633ns  (logic 0.124ns (0.982%)  route 12.509ns (99.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.988ns = ( 23.988 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.627ns
    Time given to startpoint:         8.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.145    25.370    c1/cycle[4]
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    25.494 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    32.858    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.025    22.799    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.100    22.899 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    23.988    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    24.231    
                         time borrowed                8.627    32.858    
  -------------------------------------------------------------------
                         required time                         32.858    
                         arrival time                         -32.858    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.601ns  (logic 0.124ns (1.170%)  route 10.477ns (98.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 22.056 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.527ns
    Time given to startpoint:         8.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.826    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.730    21.504    c1/cycle[1]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.100    21.604 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    22.056    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    22.299    
                         time borrowed                8.527    30.826    
  -------------------------------------------------------------------
                         required time                         30.826    
                         arrival time                         -30.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.539ns  (logic 0.124ns (1.177%)  route 10.415ns (98.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 22.056 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.465ns
    Time given to startpoint:         8.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.397    26.622    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.124    26.746 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    30.764    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.730    21.504    c1/cycle[1]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.100    21.604 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    22.056    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243    22.299    
                         time borrowed                8.465    30.764    
  -------------------------------------------------------------------
                         required time                         30.764    
                         arrival time                         -30.764    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.558ns  (logic 0.124ns (1.174%)  route 10.434ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.114ns = ( 22.114 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.426ns
    Time given to startpoint:         8.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    30.783    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.575    21.349    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.100    21.449 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    22.114    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    22.357    
                         time borrowed                8.426    30.783    
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 0.124ns (1.209%)  route 10.131ns (98.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.872ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      8.365ns
    Time given to startpoint:         8.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    15.480    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.548     6.322    c1/cycle[1]
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.100     6.422 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451     6.872    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.115    
                         time borrowed                8.365    15.480    
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        1.781ns  (logic 0.045ns (2.526%)  route 1.736ns (97.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 18.150 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.980    17.563    c1/cycle[4]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045    17.608 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756    18.364    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.668    17.803    c1/cycle[1]
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.056    17.859 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290    18.150    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246    17.903    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070    17.973    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.973    
                         arrival time                          18.364    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.196ns  (logic 0.045ns (2.049%)  route 2.151ns (97.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 18.486 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.726    18.778    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y102        LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.055    18.190    c1/cycle[1]
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.056    18.246 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.240    18.486    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246    18.240    
    SLICE_X11Y102        LDCE (Hold_ldce_G_D)         0.059    18.299    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.299    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.145ns  (logic 0.045ns (2.098%)  route 2.100ns (97.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 18.411 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.675    18.728    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.992    18.127    c1/cycle[1]
    SLICE_X8Y104         LUT5 (Prop_lut5_I3_O)        0.056    18.183 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.228    18.411    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246    18.165    
    SLICE_X8Y104         LDCE (Hold_ldce_G_D)         0.059    18.224    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.224    
                         arrival time                          18.728    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.045ns (2.046%)  route 2.155ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425     3.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.052 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.730     3.782    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.942     3.078    c1/cycle[1]
    SLICE_X8Y105         LUT5 (Prop_lut5_I4_O)        0.056     3.134 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.228     3.362    c1/selr3_reg[1]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     3.115    
    SLICE_X8Y105         LDCE (Hold_ldce_G_D)         0.059     3.174    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.281ns  (logic 0.045ns (1.973%)  route 2.236ns (98.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 18.382 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.444    18.026    c1/cycle[4]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.045    18.071 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792    18.864    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.874    18.010    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.056    18.066 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316    18.382    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246    18.135    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066    18.201    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.201    
                         arrival time                          18.864    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.441ns  (logic 0.045ns (1.844%)  route 2.396ns (98.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 18.529 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253    18.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045    18.881 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.142    19.023    c1/selr7_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         r  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.111    18.246    c1/cycle[1]
    SLICE_X11Y99         LUT5 (Prop_lut5_I3_O)        0.056    18.302 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.227    18.529    c1/selsqrt_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.246    18.282    
    SLICE_X11Y99         LDCE (Hold_ldce_G_D)         0.070    18.352    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                        -18.352    
                         arrival time                          19.023    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.045ns (1.825%)  route 2.421ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253     3.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045     3.881 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.168     4.049    c1/selr7_reg_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.107     3.243    c1/cycle[1]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.056     3.299 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.539    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     3.293    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.059     3.352    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.045ns (1.726%)  route 2.563ns (98.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.588     3.171    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.045     3.216 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     4.190    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.021     3.157    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.213 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.589    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.398    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.398    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.457ns  (logic 0.045ns (1.832%)  route 2.412ns (98.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 18.393 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.160    18.742    c1/cycle[4]
    SLICE_X11Y103        LUT4 (Prop_lut4_I2_O)        0.045    18.787 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252    19.039    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.874    18.010    c1/cycle[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.056    18.066 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327    18.393    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246    18.147    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087    18.234    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.234    
                         arrival time                          19.039    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.598ns  (logic 0.045ns (1.732%)  route 2.553ns (98.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 18.467 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.380    17.963    c1/cycle[4]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.045    18.008 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.172    19.180    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956    18.091    c1/cycle[1]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.056    18.147 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320    18.467    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[1]/G
                         clock pessimism             -0.246    18.221    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085    18.306    c1/seladd4_1_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.306    
                         arrival time                          19.180    
  -------------------------------------------------------------------
                         slack                                  0.874    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.151ns  (logic 0.124ns (0.943%)  route 13.027ns (99.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.380ns = ( 25.380 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      7.755ns
    Time given to startpoint:         7.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.377    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.417    24.191    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.100    24.291 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    25.380    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    25.622    
                         time borrowed                7.755    33.377    
  -------------------------------------------------------------------
                         required time                         33.377    
                         arrival time                         -33.377    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        9.730ns  (logic 0.124ns (1.274%)  route 9.606ns (98.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.045ns = ( 22.045 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.668ns
    Time given to startpoint:         7.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    29.956    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.261    21.035    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.100    21.135 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.045    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.288    
                         time borrowed                7.668    29.956    
  -------------------------------------------------------------------
                         required time                         29.956    
                         arrival time                         -29.956    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        7.815ns  (logic 0.124ns (1.587%)  route 7.691ns (98.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 21.485 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      6.314ns
    Time given to startpoint:         6.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           2.028    28.042    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.997    20.771    c1/cycle[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.100    20.871 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614    21.485    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    21.728    
                         time borrowed                6.314    28.042    
  -------------------------------------------------------------------
                         required time                         28.042    
                         arrival time                         -28.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 0.124ns (1.610%)  route 7.576ns (98.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         14.908ns
    Time borrowed from endpoint:      6.064ns
    Time given to startpoint:         6.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.161     9.388    c1/cycle[0]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     9.512 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           3.414    12.926    c1/enable2_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081     5.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100     5.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     6.619    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.243     6.862    
                         time borrowed                6.064    12.926    
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.496ns  (logic 0.124ns (1.909%)  route 6.372ns (98.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 21.359 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         27.085ns
    Time borrowed from endpoint:      5.120ns
    Time given to startpoint:         5.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.372    26.598    c1/cycle[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.124    26.722 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.722    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.957    20.731    c1/cycle[2]
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.100    20.831 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.527    21.359    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    21.602    
                         time borrowed                5.120    26.722    
  -------------------------------------------------------------------
                         required time                         26.722    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 21.350 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      5.039ns
    Time given to startpoint:         5.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.494    23.720    c1/cycle[0]
    SLICE_X6Y102         LUT5 (Prop_lut5_I2_O)        0.124    23.844 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.788    26.632    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.997    20.771    c1/cycle[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.100    20.871 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.480    21.350    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    21.593    
                         time borrowed                5.039    26.632    
  -------------------------------------------------------------------
                         required time                         26.632    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 0.124ns (1.904%)  route 6.388ns (98.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.481ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         15.040ns
    Time borrowed from endpoint:      5.014ns
    Time given to startpoint:         5.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.388    11.615    c1/cycle[0]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.124    11.739 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.739    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.997     5.771    c1/cycle[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.100     5.871 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.611     6.481    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     6.724    
                         time borrowed                5.014    11.739    
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.327ns  (logic 0.124ns (1.960%)  route 6.203ns (98.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 21.404 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.022ns
    Computed max time borrow:         26.978ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.691    23.917    c1/cycle[0]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124    24.041 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.512    26.553    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.957    20.731    c1/cycle[2]
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.100    20.831 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.573    21.404    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243    21.647    
                         time borrowed                4.906    26.553    
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                         -26.553    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.600ns  (logic 0.124ns (1.879%)  route 6.476ns (98.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.803ns = ( 21.803 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         27.081ns
    Time borrowed from endpoint:      4.780ns
    Time given to startpoint:         4.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.476    26.702    c1/cycle[0]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.124    26.826 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.826    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.261    21.035    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.100    21.135 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.668    21.803    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243    22.046    
                         time borrowed                4.780    26.826    
  -------------------------------------------------------------------
                         required time                         26.826    
                         arrival time                         -26.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.124ns (1.968%)  route 6.175ns (98.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         14.939ns
    Time borrowed from endpoint:      4.664ns
    Time given to startpoint:         4.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.173     9.399    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           2.002    11.526    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081     5.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100     5.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     6.619    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/G
                         clock pessimism              0.243     6.862    
                         time borrowed                4.664    11.526    
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.045ns (2.800%)  route 1.562ns (97.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.750     2.334    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.045     2.379 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.191    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.367     2.502    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.056     2.558 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.722    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.475    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.545    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.045ns (2.450%)  route 1.792ns (97.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.841     2.424    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.045     2.469 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.420    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.367     2.502    c1/cycle[2]
    SLICE_X3Y107         LUT5 (Prop_lut5_I1_O)        0.056     2.558 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.785    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.538    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.608    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.045ns (1.811%)  route 2.440ns (98.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.532     3.116    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I1_O)        0.045     3.161 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     4.069    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.675     2.810    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.866 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.242    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     2.996    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.056    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.806     3.390    c1/cycle[0]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     3.435 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756     4.191    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.863     2.999    c1/cycle[2]
    SLICE_X4Y108         LUT5 (Prop_lut5_I2_O)        0.056     3.055 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290     3.345    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     3.099    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070     3.169    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           4.191    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.045ns (1.571%)  route 2.819ns (98.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.581     3.164    c1/cycle[0]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.045     3.209 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.447    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.790     2.926    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.056     2.982 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.508    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.261    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.318    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.045ns (0.923%)  route 4.833ns (99.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.435ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.561     4.144    c1/cycle[0]
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.045     4.189 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           2.272     6.461    c1/selr8_reg[0]_i_1_n_0
    SLICE_X6Y99          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.831     4.966    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.056     5.022 f  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.412     5.435    c1/enable8_reg_i_1_n_0
    SLICE_X6Y99          LDCE                                         f  c1/selr8_reg[0]/G
                         clock pessimism             -0.246     5.188    
    SLICE_X6Y99          LDCE (Hold_ldce_G_D)         0.059     5.247    c1/selr8_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.247    
                         arrival time                           6.461    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.045ns (1.641%)  route 2.697ns (98.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.505     3.089    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     3.134 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.192     4.326    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.070     3.066    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.927ns  (logic 0.045ns (1.537%)  route 2.882ns (98.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 18.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.207    18.790    c1/cycle[0]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.045    18.835 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.675    19.510    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.971    18.107    c1/cycle[2]
    SLICE_X8Y104         LUT5 (Prop_lut5_I2_O)        0.056    18.163 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.228    18.391    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246    18.144    
    SLICE_X8Y104         LDCE (Hold_ldce_G_D)         0.059    18.203    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.203    
                         arrival time                          19.510    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.045ns (1.570%)  route 2.821ns (98.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.528     3.111    c1/cycle[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I1_O)        0.045     3.156 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.293     4.449    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X9Y100         LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387     3.313    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/seladd2_2_reg[0]/G
                         clock pessimism             -0.246     3.067    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.059     3.126    c1/seladd2_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.696ns  (logic 0.045ns (1.669%)  route 2.651ns (98.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 18.115 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.525    18.108    c1/cycle[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.045    18.153 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    19.280    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605    17.740    c1/cycle[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.056    17.796 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318    18.115    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246    17.868    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062    17.930    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.930    
                         arrival time                          19.280    
  -------------------------------------------------------------------
                         slack                                  1.350    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        9.678ns  (logic 0.124ns (1.281%)  route 9.554ns (98.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 21.549 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.111ns
    Time given to startpoint:         8.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    29.903    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.224    20.998    c1/cycle[2]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.100    21.098 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.549    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.792    
                         time borrowed                8.111    29.903    
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -29.903    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        10.245ns  (logic 0.124ns (1.210%)  route 10.121ns (98.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.375 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.852ns
    Time given to startpoint:         7.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.470    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.283    21.057    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.100    21.157 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.375    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    22.618    
                         time borrowed                7.852    30.470    
  -------------------------------------------------------------------
                         required time                         30.470    
                         arrival time                         -30.470    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.200ns  (logic 0.124ns (1.512%)  route 8.076ns (98.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 20.957 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.225ns
    Time given to startpoint:         7.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.425    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.632    20.406    c1/cycle[2]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.506 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    20.957    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.200    
                         time borrowed                7.225    28.425    
  -------------------------------------------------------------------
                         required time                         28.425    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.188ns  (logic 0.124ns (1.514%)  route 8.064ns (98.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns = ( 21.295 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.875ns
    Time given to startpoint:         6.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.413    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.893    20.667    c1/cycle[2]
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.100    20.767 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.295    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.538    
                         time borrowed                6.875    28.413    
  -------------------------------------------------------------------
                         required time                         28.413    
                         arrival time                         -28.413    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.222ns  (logic 0.124ns (1.508%)  route 8.098ns (98.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 21.425 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.779ns
    Time given to startpoint:         6.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.447    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.101    20.875    c1/cycle[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.100    20.975 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.425    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    21.668    
                         time borrowed                6.779    28.447    
  -------------------------------------------------------------------
                         required time                         28.447    
                         arrival time                         -28.447    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.340ns  (logic 0.124ns (1.689%)  route 7.216ns (98.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 21.249 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      6.074ns
    Time given to startpoint:         6.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    27.566    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.923    20.697    c1/cycle[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.100    20.797 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.249    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.492    
                         time borrowed                6.074    27.566    
  -------------------------------------------------------------------
                         required time                         27.566    
                         arrival time                         -27.566    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.012ns  (logic 0.124ns (1.768%)  route 6.888ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 20.989 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      6.005ns
    Time given to startpoint:         6.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           3.308    27.238    c1/clr5_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.663    20.437    c1/cycle[2]
    SLICE_X6Y105         LUT5 (Prop_lut5_I2_O)        0.100    20.537 r  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.452    20.989    c1/clr10_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/G
                         clock pessimism              0.243    21.232    
                         time borrowed                6.005    27.238    
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                         -27.238    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.620ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         14.939ns
    Time borrowed from endpoint:      5.790ns
    Time given to startpoint:         5.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.488     8.713    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    12.653    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081     5.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100     5.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665     6.620    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     6.863    
                         time borrowed                5.790    12.653    
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.620ns = ( 21.620 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      5.660ns
    Time given to startpoint:         5.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    27.522    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081    20.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100    20.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.620    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    21.863    
                         time borrowed                5.660    27.522    
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -27.522    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 0.124ns (1.868%)  route 6.515ns (98.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         14.908ns
    Time borrowed from endpoint:      5.002ns
    Time given to startpoint:         5.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.101     8.326    c1/cycle[1]
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.450 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           3.414    11.864    c1/enable2_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081     5.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100     5.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     6.619    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.243     6.862    
                         time borrowed                5.002    11.864    
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.045ns (2.446%)  route 1.795ns (97.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.795     3.377    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     3.422 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.000     3.422    c1/enable3_reg_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.325     3.251    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/G
                         clock pessimism             -0.246     3.005    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.091     3.096    c1/seladd2_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.045ns (2.123%)  route 2.074ns (97.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.074     3.657    c1/cycle[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.045     3.702 f  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.702    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.790     2.926    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.056     2.982 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.387    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246     3.141    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.121     3.262    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.045ns (2.531%)  route 1.733ns (97.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.733     3.316    c1/cycle[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I2_O)        0.045     3.361 f  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.361    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.574     2.710    c1/cycle[2]
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.056     2.766 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.269     3.035    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.246     2.789    
    SLICE_X2Y99          LDCE (Hold_ldce_G_D)         0.120     2.909    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.185%)  route 2.014ns (97.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.014     3.597    c1/cycle[1]
    SLICE_X10Y98         LUT4 (Prop_lut4_I1_O)        0.045     3.642 r  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.642    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X10Y98         LDCE                                         r  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.790     2.926    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.056     2.982 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.222    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     2.976    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.121     3.097    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 0.100ns (1.383%)  route 7.129ns (98.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.411ns
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.415     8.189    c1/cycle[1]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.100     8.289 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           3.714    12.003    c1/selr8_reg[0]_i_1_n_0
    SLICE_X6Y99          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    10.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    10.420 f  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.991    11.411    c1/enable8_reg_i_1_n_0
    SLICE_X6Y99          LDCE                                         f  c1/selr8_reg[0]/G
                         clock pessimism             -0.243    11.168    
    SLICE_X6Y99          LDCE (Hold_ldce_G_D)         0.243    11.411    c1/selr8_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.411    
                         arrival time                          12.003    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.045ns (2.320%)  route 1.894ns (97.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.832     2.415    c1/cycle[1]
    SLICE_X7Y105         LUT3 (Prop_lut3_I0_O)        0.045     2.460 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.522    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.611     2.747    c1/cycle[2]
    SLICE_X7Y105         LUT5 (Prop_lut5_I2_O)        0.056     2.803 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.106    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     2.860    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.930    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.045ns (2.514%)  route 1.745ns (97.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.745     3.327    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     3.372 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.372    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.443     2.579    c1/cycle[2]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.056     2.635 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.868    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.622    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.713    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.060%)  route 2.140ns (97.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.348     2.930    c1/cycle[1]
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.045     2.975 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.767    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     3.062    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.045ns (2.055%)  route 2.145ns (97.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.170     2.753    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.045     2.798 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.772    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.675     2.810    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.866 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.242    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     2.996    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.051    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.037%)  route 2.165ns (97.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.257     2.839    c1/cycle[1]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.045     2.884 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.792    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.675     2.810    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.866 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.242    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     2.996    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.056    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.736    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 0.124ns (1.262%)  route 9.700ns (98.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      8.558ns
    Time given to startpoint:         8.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    15.050    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.923     5.697    c1/cycle[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.100     5.797 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     6.249    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243     6.492    
                         time borrowed                8.558    15.050    
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.115ns  (logic 0.124ns (1.226%)  route 9.991ns (98.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 21.549 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.549ns
    Time given to startpoint:         8.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.341    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.224    20.998    c1/cycle[2]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.100    21.098 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.549    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.792    
                         time borrowed                8.549    30.341    
  -------------------------------------------------------------------
                         required time                         30.341    
                         arrival time                         -30.341    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.812ns  (logic 0.124ns (1.264%)  route 9.688ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 21.249 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.547ns
    Time given to startpoint:         8.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.038    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.923    20.697    c1/cycle[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.100    20.797 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.249    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.492    
                         time borrowed                8.547    30.038    
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -30.038    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.682ns  (logic 0.124ns (1.161%)  route 10.558ns (98.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.375 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.290ns
    Time given to startpoint:         8.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.908    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.283    21.057    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.100    21.157 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.375    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    22.618    
                         time borrowed                8.290    30.908    
  -------------------------------------------------------------------
                         required time                         30.908    
                         arrival time                         -30.908    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.769ns  (logic 0.124ns (1.269%)  route 9.645ns (98.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.620ns = ( 21.620 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.132ns
    Time given to startpoint:         8.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    29.995    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081    20.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100    20.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.620    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    21.863    
                         time borrowed                8.132    29.995    
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -29.995    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        13.314ns  (logic 0.124ns (0.931%)  route 13.190ns (99.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.380ns = ( 25.380 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      7.917ns
    Time given to startpoint:         7.917ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.540    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.417    24.191    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.100    24.291 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    25.380    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    25.622    
                         time borrowed                7.917    33.540    
  -------------------------------------------------------------------
                         required time                         33.540    
                         arrival time                         -33.540    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.892ns  (logic 0.124ns (1.254%)  route 9.768ns (98.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.045ns = ( 22.045 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.830ns
    Time given to startpoint:         7.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    30.118    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.261    21.035    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.100    21.135 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.045    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.288    
                         time borrowed                7.830    30.118    
  -------------------------------------------------------------------
                         required time                         30.118    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.637ns  (logic 0.124ns (1.436%)  route 8.513ns (98.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 20.957 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.663ns
    Time given to startpoint:         7.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.863    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.632    20.406    c1/cycle[2]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.506 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    20.957    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.200    
                         time borrowed                7.663    28.863    
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.863    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr6_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.124ns (1.334%)  route 9.174ns (98.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      7.635ns
    Time given to startpoint:         7.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.493    14.524    c1/selr6_reg[0]_i_1_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.321     6.095    c1/cycle[2]
    SLICE_X7Y101         LUT5 (Prop_lut5_I2_O)        0.100     6.195 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451     6.646    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/G
                         clock pessimism              0.243     6.889    
                         time borrowed                7.635    14.524    
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.124ns (1.369%)  route 8.934ns (98.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.485ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         14.940ns
    Time borrowed from endpoint:      7.556ns
    Time given to startpoint:         7.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    10.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    11.031 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.252    14.284    c1/selr6_reg[0]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/opadd1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.997     5.771    c1/cycle[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.100     5.871 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614     6.485    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/opadd1_reg[1]/G
                         clock pessimism              0.243     6.728    
                         time borrowed                7.556    14.284    
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.045ns (2.821%)  route 1.550ns (97.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.550     3.134    c1/cycle[3]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045     3.179 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     3.179    c1/enable1_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.463     2.598    c1/cycle[2]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.056     2.654 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164     2.818    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     2.571    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.092     2.663    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.045ns (2.136%)  route 2.061ns (97.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.809     3.393    c1/cycle[3]
    SLICE_X11Y103        LUT4 (Prop_lut4_I3_O)        0.045     3.438 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     3.690    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327     3.253    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.007    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087     3.094    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.802     2.385    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.045     2.430 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.243    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.367     2.502    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.056     2.558 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.722    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.475    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.545    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.083ns  (logic 0.045ns (2.160%)  route 2.038ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 18.115 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.911    17.495    c1/cycle[3]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045    17.540 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    18.666    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605    17.740    c1/cycle[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.056    17.796 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318    18.115    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246    17.868    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062    17.930    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.930    
                         arrival time                          18.666    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 18.086 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.909    17.492    c1/cycle[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045    17.537 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.172    18.709    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.574    17.710    c1/cycle[2]
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.056    17.766 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320    18.086    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[1]/G
                         clock pessimism             -0.246    17.840    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085    17.925    c1/seladd4_1_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.925    
                         arrival time                          18.709    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.930     2.513    c1/cycle[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.558 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           1.385     3.944    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X9Y100         LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387     3.313    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     3.067    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.063     3.130    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.879     2.462    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.045     2.507 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.458    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.367     2.502    c1/cycle[2]
    SLICE_X3Y107         LUT5 (Prop_lut5_I1_O)        0.056     2.558 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.785    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.538    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.608    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.045ns (2.218%)  route 1.984ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.984     3.567    c1/cycle[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.045     3.612 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.612    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.443     2.579    c1/cycle[2]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.056     2.635 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.868    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.622    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.713    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.045ns (1.890%)  route 2.337ns (98.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.362     2.946    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.045     2.991 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.965    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.675     2.810    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.056     2.866 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.242    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     2.996    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.051    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.045ns (1.616%)  route 2.739ns (98.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.501     3.085    c1/cycle[3]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.045     3.130 f  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.367    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.790     2.926    c1/cycle[2]
    SLICE_X10Y98         LUT5 (Prop_lut5_I1_O)        0.056     2.982 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.508    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.261    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.318    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  1.049    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        11.711ns  (logic 0.124ns (1.059%)  route 11.587ns (98.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      10.144ns
    Time given to startpoint:         10.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    16.936    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.224     5.998    c1/cycle[2]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.100     6.098 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452     6.549    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.792    
                         time borrowed               10.144    16.936    
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        12.278ns  (logic 0.124ns (1.010%)  route 12.154ns (98.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.375 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      9.885ns
    Time given to startpoint:         9.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    32.503    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.283    21.057    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.100    21.157 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.375    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    22.618    
                         time borrowed                9.885    32.503    
  -------------------------------------------------------------------
                         required time                         32.503    
                         arrival time                         -32.503    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.601ns  (logic 0.124ns (1.170%)  route 10.477ns (98.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 21.249 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.334ns
    Time given to startpoint:         9.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.826    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.923    20.697    c1/cycle[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.100    20.797 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.249    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.492    
                         time borrowed                9.334    30.826    
  -------------------------------------------------------------------
                         required time                         30.826    
                         arrival time                         -30.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.539ns  (logic 0.124ns (1.177%)  route 10.415ns (98.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 21.249 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      9.273ns
    Time given to startpoint:         9.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.397    26.622    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.124    26.746 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    30.764    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.923    20.697    c1/cycle[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.100    20.797 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.249    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243    21.492    
                         time borrowed                9.273    30.764    
  -------------------------------------------------------------------
                         required time                         30.764    
                         arrival time                         -30.764    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.233ns  (logic 0.124ns (1.212%)  route 10.109ns (98.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 20.957 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      9.258ns
    Time given to startpoint:         9.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    30.458    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.632    20.406    c1/cycle[2]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.506 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    20.957    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.200    
                         time borrowed                9.258    30.458    
  -------------------------------------------------------------------
                         required time                         30.458    
                         arrival time                         -30.458    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        11.062ns  (logic 0.124ns (1.121%)  route 10.938ns (98.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 21.832 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.213ns
    Time given to startpoint:         9.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.885    27.110    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.124    27.234 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    31.288    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.506    21.280    c1/cycle[2]
    SLICE_X8Y104         LUT5 (Prop_lut5_I2_O)        0.100    21.380 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.832    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243    22.075    
                         time borrowed                9.213    31.288    
  -------------------------------------------------------------------
                         required time                         31.288    
                         arrival time                         -31.288    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.558ns  (logic 0.124ns (1.174%)  route 10.434ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.620ns = ( 21.620 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.920ns
    Time given to startpoint:         8.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    30.783    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.081    20.855    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.100    20.955 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.620    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    21.863    
                         time borrowed                8.920    30.783    
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.124ns (1.213%)  route 10.097ns (98.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      8.908ns
    Time given to startpoint:         8.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    15.446    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.893     5.667    c1/cycle[2]
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.100     5.767 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528     6.295    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.538    
                         time borrowed                8.908    15.446    
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -15.446    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 0.124ns (1.209%)  route 10.131ns (98.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      8.812ns
    Time given to startpoint:         8.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    15.480    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591     4.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367     4.774 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.101     5.875    c1/cycle[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.100     5.975 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451     6.425    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.668    
                         time borrowed                8.812    15.480    
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.105ns  (logic 0.124ns (1.227%)  route 9.981ns (98.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.478ns = ( 21.478 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.609ns
    Time given to startpoint:         8.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.955    27.180    c1/cycle[4]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.124    27.304 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           3.025    30.330    c1/selr10_reg[1]_i_1_n_0
    SLICE_X8Y106         LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.152    20.926    c1/cycle[2]
    SLICE_X8Y106         LUT5 (Prop_lut5_I1_O)        0.100    21.026 r  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.478    c1/selr10_reg[1]_i_2_n_0
    SLICE_X8Y106         LDCE                                         r  c1/selr10_reg[1]/G
                         clock pessimism              0.243    21.721    
                         time borrowed                8.609    30.330    
  -------------------------------------------------------------------
                         required time                         30.330    
                         arrival time                         -30.330    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        1.781ns  (logic 0.045ns (2.526%)  route 1.736ns (97.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 18.345 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.980    17.563    c1/cycle[4]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045    17.608 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756    18.364    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.863    17.999    c1/cycle[2]
    SLICE_X4Y108         LUT5 (Prop_lut5_I2_O)        0.056    18.055 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290    18.345    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246    18.099    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070    18.169    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.169    
                         arrival time                          18.364    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.145ns  (logic 0.045ns (2.098%)  route 2.100ns (97.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 18.391 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.675    18.728    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.971    18.107    c1/cycle[2]
    SLICE_X8Y104         LUT5 (Prop_lut5_I2_O)        0.056    18.163 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.228    18.391    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246    18.144    
    SLICE_X8Y104         LDCE (Hold_ldce_G_D)         0.059    18.203    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.203    
                         arrival time                          18.728    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.045ns (2.049%)  route 2.151ns (97.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425     3.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.052 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.726     3.778    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.778     2.914    c1/cycle[2]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.056     2.970 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.240     3.210    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     2.964    
    SLICE_X11Y102        LDCE (Hold_ldce_G_D)         0.059     3.023    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.200ns  (logic 0.045ns (2.046%)  route 2.155ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 18.184 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.730    18.782    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y105         LDCE                                         r  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.764    17.900    c1/cycle[2]
    SLICE_X8Y105         LUT5 (Prop_lut5_I3_O)        0.056    17.956 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.228    18.184    c1/selr3_reg[1]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246    17.937    
    SLICE_X8Y105         LDCE (Hold_ldce_G_D)         0.059    17.996    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.996    
                         arrival time                          18.782    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.045ns (1.973%)  route 2.236ns (98.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.444     3.026    c1/cycle[4]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.045     3.071 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.864    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     3.062    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.045ns (0.987%)  route 4.515ns (99.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.435ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.244     3.826    c1/cycle[4]
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.045     3.871 f  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           2.272     6.143    c1/selr8_reg[0]_i_1_n_0
    SLICE_X6Y99          LDCE                                         f  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.831     4.966    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.056     5.022 f  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.412     5.435    c1/enable8_reg_i_1_n_0
    SLICE_X6Y99          LDCE                                         f  c1/selr8_reg[0]/G
                         clock pessimism             -0.246     5.188    
    SLICE_X6Y99          LDCE (Hold_ldce_G_D)         0.059     5.247    c1/selr8_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.247    
                         arrival time                           6.143    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.441ns  (logic 0.045ns (1.844%)  route 2.396ns (98.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 18.270 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253    18.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045    18.881 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.142    19.023    c1/selr7_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         r  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.852    17.987    c1/cycle[2]
    SLICE_X11Y99         LUT5 (Prop_lut5_I4_O)        0.056    18.043 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.227    18.270    c1/selsqrt_reg_i_1_n_0
    SLICE_X11Y99         LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.246    18.023    
    SLICE_X11Y99         LDCE (Hold_ldce_G_D)         0.070    18.093    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                        -18.093    
                         arrival time                          19.023    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.045ns (1.832%)  route 2.412ns (98.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.160     3.742    c1/cycle[4]
    SLICE_X11Y103        LUT4 (Prop_lut4_I2_O)        0.045     3.787 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     4.039    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.735     2.870    c1/cycle[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327     3.253    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.007    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087     3.094    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.045ns (2.348%)  route 1.871ns (97.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.059     2.641    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.045     2.686 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.499    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.367     2.502    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.056     2.558 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.722    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.475    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.545    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.045ns (1.763%)  route 2.507ns (98.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.783     3.366    c1/cycle[4]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.045     3.411 f  c1/seladd5_2_reg_i_1/O
                         net (fo=1, routed)           0.724     4.134    c1/seladd5_2_reg_i_1_n_0
    SLICE_X4Y113         LDCE                                         f  c1/seladd5_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.863     2.999    c1/cycle[2]
    SLICE_X4Y108         LUT5 (Prop_lut5_I2_O)        0.056     3.055 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290     3.345    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/seladd5_2_reg/G
                         clock pessimism             -0.246     3.099    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070     3.169    c1/seladd5_2_reg
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           4.134    
  -------------------------------------------------------------------
                         slack                                  0.965    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.151ns  (logic 0.124ns (0.943%)  route 13.027ns (99.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.057ns = ( 24.057 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      9.078ns
    Time given to startpoint:         9.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.377    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.093    22.868    c1/cycle[3]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.100    22.968 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    24.057    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    24.300    
                         time borrowed                9.078    33.377    
  -------------------------------------------------------------------
                         required time                         33.377    
                         arrival time                         -33.377    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        9.730ns  (logic 0.124ns (1.274%)  route 9.606ns (98.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 22.118 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.595ns
    Time given to startpoint:         7.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    29.956    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.333    21.108    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.100    21.208 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    22.118    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.361    
                         time borrowed                7.595    29.956    
  -------------------------------------------------------------------
                         required time                         29.956    
                         arrival time                         -29.956    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 0.124ns (1.610%)  route 7.576ns (98.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.627ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         14.908ns
    Time borrowed from endpoint:      6.055ns
    Time given to startpoint:         6.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.161     9.388    c1/cycle[0]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     9.512 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           3.414    12.926    c1/enable2_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.088     5.863    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.100     5.963 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     6.627    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.243     6.870    
                         time borrowed                6.055    12.926    
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        7.815ns  (logic 0.124ns (1.587%)  route 7.691ns (98.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.877ns = ( 21.877 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      5.922ns
    Time given to startpoint:         5.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           2.028    28.042    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.388    21.163    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.100    21.263 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614    21.877    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    22.120    
                         time borrowed                5.922    28.042    
  -------------------------------------------------------------------
                         required time                         28.042    
                         arrival time                         -28.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.496ns  (logic 0.124ns (1.909%)  route 6.372ns (98.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.235ns = ( 21.235 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         27.085ns
    Time borrowed from endpoint:      5.244ns
    Time given to startpoint:         5.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.372    26.598    c1/cycle[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.124    26.722 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.722    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.832    20.607    c1/cycle[3]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.100    20.707 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.527    21.235    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    21.478    
                         time borrowed                5.244    26.722    
  -------------------------------------------------------------------
                         required time                         26.722    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 0.124ns (1.369%)  route 8.936ns (98.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         14.973ns
    Time borrowed from endpoint:      5.239ns
    Time given to startpoint:         5.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.690     9.916    c1/cycle[0]
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.124    10.040 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           4.246    14.286    c1/selr8_reg[0]_i_1_n_0
    SLICE_X6Y99          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.093     7.868    c1/cycle[3]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.100     7.968 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.836     8.804    c1/enable8_reg_i_1_n_0
    SLICE_X6Y99          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243     9.047    
                         time borrowed                5.239    14.286    
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.327ns  (logic 0.124ns (1.960%)  route 6.203ns (98.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 21.280 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.022ns
    Computed max time borrow:         26.978ns
    Time borrowed from endpoint:      5.030ns
    Time given to startpoint:         5.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.691    23.917    c1/cycle[0]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124    24.041 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.512    26.553    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.832    20.607    c1/cycle[3]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.100    20.707 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.573    21.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243    21.523    
                         time borrowed                5.030    26.553    
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                         -26.553    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.600ns  (logic 0.124ns (1.879%)  route 6.476ns (98.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.877ns = ( 21.877 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         27.081ns
    Time borrowed from endpoint:      4.706ns
    Time given to startpoint:         4.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.476    26.702    c1/cycle[0]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.124    26.826 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.826    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.333    21.108    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.100    21.208 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.668    21.877    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243    22.120    
                         time borrowed                4.706    26.826    
  -------------------------------------------------------------------
                         required time                         26.826    
                         arrival time                         -26.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.124ns (1.968%)  route 6.175ns (98.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.627ns
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         14.939ns
    Time borrowed from endpoint:      4.655ns
    Time given to startpoint:         4.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711     4.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     5.226 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.173     9.399    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           2.002    11.526    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.088     5.863    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.100     5.963 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664     6.627    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/G
                         clock pessimism              0.243     6.870    
                         time borrowed                4.655    11.526    
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.742ns = ( 21.742 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      4.647ns
    Time given to startpoint:         4.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.494    23.720    c1/cycle[0]
    SLICE_X6Y102         LUT5 (Prop_lut5_I2_O)        0.124    23.844 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.788    26.632    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.388    21.163    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.100    21.263 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.480    21.742    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    21.985    
                         time borrowed                4.647    26.632    
  -------------------------------------------------------------------
                         required time                         26.632    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.045ns (2.800%)  route 1.562ns (97.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.750     2.334    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.045     2.379 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.191    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.357     2.494    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.056     2.550 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.713    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.467    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.537    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.045ns (2.450%)  route 1.792ns (97.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.841     2.424    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.045     2.469 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.420    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.289     2.426    c1/cycle[3]
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.056     2.482 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.708    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.462    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.532    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.045ns (1.811%)  route 2.440ns (98.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.532     3.116    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I1_O)        0.045     3.161 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     4.069    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.681     2.818    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.056     2.874 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.250    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.004    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.064    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.045ns (1.669%)  route 2.651ns (98.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.525     3.108    c1/cycle[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.045     3.153 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     4.280    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.405    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     3.159    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     3.221    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.045ns (1.571%)  route 2.819ns (98.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.581     3.164    c1/cycle[0]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.045     3.209 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.447    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.788     2.925    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.056     2.981 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.507    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.261    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.318    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.045ns (1.641%)  route 2.697ns (98.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.505     3.089    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     3.134 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.192     4.326    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.070     3.066    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 18.053 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.806    18.390    c1/cycle[0]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045    18.435 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756    19.191    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.570    17.707    c1/cycle[3]
    SLICE_X4Y108         LUT5 (Prop_lut5_I0_O)        0.056    17.763 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290    18.053    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246    17.807    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070    17.877    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.877    
                         arrival time                          19.191    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.045ns (1.570%)  route 2.821ns (98.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.528     3.111    c1/cycle[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I1_O)        0.045     3.156 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.293     4.449    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X9Y100         LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387     3.313    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/seladd2_2_reg[0]/G
                         clock pessimism             -0.246     3.067    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.059     3.126    c1/seladd2_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.045ns (1.765%)  route 2.505ns (98.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.505     4.088    c1/cycle[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.045     4.133 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.133    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.400     2.537    c1/cycle[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.056     2.593 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.826    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.580    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.671    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           4.133    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.527ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.045ns (1.481%)  route 2.993ns (98.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.741     4.325    c1/cycle[0]
    SLICE_X11Y103        LUT4 (Prop_lut4_I1_O)        0.045     4.370 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     4.621    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327     3.254    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.007    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087     3.094    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           4.621    
  -------------------------------------------------------------------
                         slack                                  1.527    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        9.678ns  (logic 0.124ns (1.281%)  route 9.554ns (98.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 21.004 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.656ns
    Time given to startpoint:         8.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    29.903    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.677    20.452    c1/cycle[3]
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.100    20.552 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.004    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.247    
                         time borrowed                8.656    29.903    
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -29.903    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        10.245ns  (logic 0.124ns (1.210%)  route 10.121ns (98.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 22.687 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.541ns
    Time given to startpoint:         7.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.470    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.594    21.369    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.100    21.469 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.687    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    22.930    
                         time borrowed                7.541    30.470    
  -------------------------------------------------------------------
                         required time                         30.470    
                         arrival time                         -30.470    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.222ns  (logic 0.124ns (1.508%)  route 8.098ns (98.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 20.986 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.219ns
    Time given to startpoint:         7.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.447    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.660    20.435    c1/cycle[3]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.100    20.535 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    20.986    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    21.228    
                         time borrowed                7.219    28.447    
  -------------------------------------------------------------------
                         required time                         28.447    
                         arrival time                         -28.447    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.200ns  (logic 0.124ns (1.512%)  route 8.076ns (98.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 20.988 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.194ns
    Time given to startpoint:         7.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.425    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.663    20.437    c1/cycle[3]
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.100    20.537 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    20.988    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.231    
                         time borrowed                7.194    28.425    
  -------------------------------------------------------------------
                         required time                         28.425    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.188ns  (logic 0.124ns (1.514%)  route 8.064ns (98.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 21.011 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.159ns
    Time given to startpoint:         7.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.413    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.609    20.383    c1/cycle[3]
    SLICE_X5Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.483 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.011    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.254    
                         time borrowed                7.159    28.413    
  -------------------------------------------------------------------
                         required time                         28.413    
                         arrival time                         -28.413    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.012ns  (logic 0.124ns (1.768%)  route 6.888ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 21.066 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      5.929ns
    Time given to startpoint:         5.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           3.308    27.238    c1/clr5_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.739    20.514    c1/cycle[3]
    SLICE_X6Y105         LUT5 (Prop_lut5_I3_O)        0.100    20.614 r  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.452    21.066    c1/clr10_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/G
                         clock pessimism              0.243    21.309    
                         time borrowed                5.929    27.238    
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                         -27.238    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.340ns  (logic 0.124ns (1.689%)  route 7.216ns (98.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 21.474 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      5.849ns
    Time given to startpoint:         5.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    27.566    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.147    20.922    c1/cycle[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.100    21.022 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.474    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.717    
                         time borrowed                5.849    27.566    
  -------------------------------------------------------------------
                         required time                         27.566    
                         arrival time                         -27.566    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.628ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         14.939ns
    Time borrowed from endpoint:      5.782ns
    Time given to startpoint:         5.782ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.488     8.713    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    12.653    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.088     5.863    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.100     5.963 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665     6.628    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     6.871    
                         time borrowed                5.782    12.653    
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.628ns = ( 21.628 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      5.651ns
    Time given to startpoint:         5.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    27.522    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.088    20.863    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.100    20.963 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.628    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    21.871    
                         time borrowed                5.651    27.522    
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -27.522    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        6.388ns  (logic 0.124ns (1.941%)  route 6.264ns (98.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 21.340 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         26.908ns
    Time borrowed from endpoint:      5.030ns
    Time given to startpoint:         5.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.691    24.916    c1/cycle[1]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.124    25.040 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           1.573    26.613    c1/selr7_reg_i_1_n_0
    SLICE_X11Y101        LDCE                                         r  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.001    20.776    c1/cycle[3]
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.100    20.876 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.464    21.340    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y101        LDCE                                         r  c1/selmul1_1_reg[1]/G
                         clock pessimism              0.243    21.583    
                         time borrowed                5.030    26.613    
  -------------------------------------------------------------------
                         required time                         26.613    
                         arrival time                         -26.613    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        3.056ns  (logic 0.100ns (3.273%)  route 2.956ns (96.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.514ns = ( 22.514 - 15.000 ) 
    Source Clock Delay      (SCD):    4.774ns = ( 19.774 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.956    22.730    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.100    22.830 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.000    22.830    c1/enable3_reg_i_1_n_0
    SLICE_X7Y98          LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.508    21.734    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.124    21.858 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.656    22.514    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/G
                         clock pessimism             -0.243    22.271    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.269    22.540    c1/seladd2_1_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.540    
                         arrival time                          22.830    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        2.119ns  (logic 0.045ns (2.123%)  route 2.074ns (97.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 18.386 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.074    18.657    c1/cycle[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.045    18.702 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.702    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.788    17.925    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.056    17.981 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405    18.386    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246    18.140    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.121    18.261    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.261    
                         arrival time                          18.702    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        1.778ns  (logic 0.045ns (2.531%)  route 1.733ns (97.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 17.980 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.733    18.316    c1/cycle[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I2_O)        0.045    18.361 r  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.361    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.518    17.655    c1/cycle[3]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.056    17.711 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.269    17.980    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.246    17.734    
    SLICE_X2Y99          LDCE (Hold_ldce_G_D)         0.120    17.854    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.361    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.185%)  route 2.014ns (97.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.014     3.597    c1/cycle[1]
    SLICE_X10Y98         LUT4 (Prop_lut4_I1_O)        0.045     3.642 r  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.642    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X10Y98         LDCE                                         r  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.788     2.925    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.056     2.981 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.221    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     2.975    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.121     3.096    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.045ns (2.068%)  route 2.131ns (97.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.474     3.057    c1/cycle[1]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.102 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.656     3.758    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.405    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[1]/G
                         clock pessimism             -0.246     3.159    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.051     3.210    c1/seladd1_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.758    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.045ns (2.006%)  route 2.198ns (97.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.474     3.057    c1/cycle[1]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.102 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.723     3.825    c1/selr6_reg[1]_i_1_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.998     3.134    c1/cycle[3]
    SLICE_X7Y101         LUT5 (Prop_lut5_I1_O)        0.056     3.190 f  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.417    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         f  c1/selr6_reg[1]/G
                         clock pessimism             -0.246     3.171    
    SLICE_X7Y101         LDCE (Hold_ldce_G_D)         0.066     3.237    c1/selr6_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.045ns (1.977%)  route 2.231ns (98.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.335     2.917    c1/cycle[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.045     2.962 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.896     3.858    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.259     3.346    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.100    
    SLICE_X6Y102         LDCE (Hold_ldce_G_D)         0.059     3.159    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.045ns (2.514%)  route 1.745ns (97.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.745     3.327    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     3.372 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.372    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.400     2.537    c1/cycle[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.056     2.593 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.826    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.580    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.671    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.060%)  route 2.140ns (97.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.348     2.930    c1/cycle[1]
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.045     2.975 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.767    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     3.062    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.045ns (2.055%)  route 2.145ns (97.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.170     2.753    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.045     2.798 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.772    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.681     2.818    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.056     2.874 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.250    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.004    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.059    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 0.124ns (1.126%)  route 10.887ns (98.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         14.959ns
    Time borrowed from endpoint:      9.540ns
    Time given to startpoint:         9.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    12.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    12.183 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    16.237    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.127     5.902    c1/cycle[3]
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.100     6.002 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     6.453    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243     6.696    
                         time borrowed                9.540    16.237    
  -------------------------------------------------------------------
                         required time                         16.237    
                         arrival time                         -16.237    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.182ns  (logic 0.124ns (1.218%)  route 10.058ns (98.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 21.004 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      9.160ns
    Time given to startpoint:         9.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.407    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.677    20.452    c1/cycle[3]
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.100    20.552 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.004    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.247    
                         time borrowed                9.160    30.407    
  -------------------------------------------------------------------
                         required time                         30.407    
                         arrival time                         -30.407    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.538ns  (logic 0.124ns (1.300%)  route 9.414ns (98.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 21.018 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      8.503ns
    Time given to startpoint:         8.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           2.581    29.763    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.651    20.426    c1/cycle[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.100    20.526 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.491    21.018    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/G
                         clock pessimism              0.243    21.261    
                         time borrowed                8.503    29.763    
  -------------------------------------------------------------------
                         required time                         29.763    
                         arrival time                         -29.763    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.749ns  (logic 0.124ns (1.154%)  route 10.625ns (98.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 22.687 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      8.044ns
    Time given to startpoint:         8.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    30.974    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.594    21.369    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.100    21.469 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.687    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    22.930    
                         time borrowed                8.044    30.974    
  -------------------------------------------------------------------
                         required time                         30.974    
                         arrival time                         -30.974    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.726ns  (logic 0.124ns (1.421%)  route 8.602ns (98.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 20.986 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.722ns
    Time given to startpoint:         7.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.951    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.660    20.435    c1/cycle[3]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.100    20.535 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    20.986    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    21.228    
                         time borrowed                7.722    28.951    
  -------------------------------------------------------------------
                         required time                         28.951    
                         arrival time                         -28.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.703ns  (logic 0.124ns (1.425%)  route 8.579ns (98.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 20.988 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.697ns
    Time given to startpoint:         7.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.928    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.663    20.437    c1/cycle[3]
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.100    20.537 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    20.988    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.231    
                         time borrowed                7.697    28.928    
  -------------------------------------------------------------------
                         required time                         28.928    
                         arrival time                         -28.928    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.691ns  (logic 0.124ns (1.427%)  route 8.567ns (98.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 21.011 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.662ns
    Time given to startpoint:         7.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.916    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.609    20.383    c1/cycle[3]
    SLICE_X5Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.483 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.011    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.254    
                         time borrowed                7.662    28.916    
  -------------------------------------------------------------------
                         required time                         28.916    
                         arrival time                         -28.916    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.010ns  (logic 0.124ns (1.376%)  route 8.886ns (98.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.628ns = ( 21.628 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.364ns
    Time given to startpoint:         7.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    29.236    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.088    20.863    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.100    20.963 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.628    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243    21.871    
                         time borrowed                7.364    29.236    
  -------------------------------------------------------------------
                         required time                         29.236    
                         arrival time                         -29.236    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.983ns  (logic 0.124ns (1.380%)  route 8.859ns (98.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 21.841 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.020ns
    Computed max time borrow:         26.980ns
    Time borrowed from endpoint:      7.125ns
    Time given to startpoint:         7.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.963    29.208    c1/selr9_reg[1]_i_1_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.289    21.064    c1/cycle[3]
    SLICE_X12Y102        LUT5 (Prop_lut5_I2_O)        0.100    21.164 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.676    21.841    c1/selr9_reg[1]_i_2_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.243    22.083    
                         time borrowed                7.125    29.208    
  -------------------------------------------------------------------
                         required time                         29.208    
                         arrival time                         -29.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.417ns  (logic 0.124ns (1.473%)  route 8.293ns (98.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.545ns = ( 21.545 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.854ns
    Time given to startpoint:         6.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.397    28.643    c1/selr9_reg[1]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.333    21.108    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.100    21.208 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.337    21.545    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243    21.788    
                         time borrowed                6.854    28.643    
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -28.643    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.045ns (2.037%)  route 2.164ns (97.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.268     2.851    c1/cycle[2]
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.045     2.896 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.896     3.792    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.259     3.346    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.100    
    SLICE_X6Y102         LDCE (Hold_ldce_G_D)         0.059     3.159    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.045ns (2.803%)  route 1.561ns (97.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.748     2.331    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.045     2.376 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.188    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.357     2.494    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.056     2.550 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.713    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.467    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.537    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.618%)  route 1.674ns (97.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.723     2.306    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.045     2.351 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.302    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.289     2.426    c1/cycle[3]
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.056     2.482 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.708    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.462    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.532    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.045ns (1.944%)  route 2.269ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.362     2.944    c1/cycle[2]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     2.989 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.897    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.681     2.818    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.056     2.874 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.250    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.004    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     3.064    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.324     2.906    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.045     2.951 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.926    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.681     2.818    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.056     2.874 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.250    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.004    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     3.059    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.045ns (1.745%)  route 2.534ns (98.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.534     4.117    c1/cycle[2]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.045     4.162 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.788     2.925    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.056     2.981 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.386    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     3.140    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     3.260    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.045ns (1.886%)  route 2.342ns (98.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.549     3.132    c1/cycle[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.045     3.177 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.969    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     3.062    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.751%)  route 2.524ns (98.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398     2.980    c1/cycle[2]
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.045     3.025 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     4.152    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.405    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     3.159    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     3.221    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 17.902 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398    17.980    c1/cycle[2]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.045    18.025 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.775    18.800    c1/clr5_reg_i_1_n_0
    SLICE_X6Y106         LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.482    17.618    c1/cycle[3]
    SLICE_X6Y106         LUT5 (Prop_lut5_I2_O)        0.056    17.674 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228    17.902    c1/clr6_reg_i_1_n_0
    SLICE_X6Y106         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246    17.656    
    SLICE_X6Y106         LDCE (Hold_ldce_G_D)         0.059    17.715    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                        -17.715    
                         arrival time                          18.800    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.045ns (1.728%)  route 2.559ns (98.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.367     2.949    c1/cycle[2]
    SLICE_X7Y102         LUT4 (Prop_lut4_I1_O)        0.045     2.994 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.192     4.187    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X7Y102         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.070     3.066    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  1.121    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        11.711ns  (logic 0.124ns (1.059%)  route 11.587ns (98.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 21.004 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      10.689ns
    Time given to startpoint:         10.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    31.936    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.677    20.452    c1/cycle[3]
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.100    20.552 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.004    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.247    
                         time borrowed               10.689    31.936    
  -------------------------------------------------------------------
                         required time                         31.936    
                         arrival time                         -31.936    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        11.062ns  (logic 0.124ns (1.121%)  route 10.938ns (98.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         14.959ns
    Time borrowed from endpoint:      9.591ns
    Time given to startpoint:         9.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.885    12.110    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.124    12.234 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    16.288    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.127     5.902    c1/cycle[3]
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.100     6.002 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     6.453    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243     6.696    
                         time borrowed                9.591    16.288    
  -------------------------------------------------------------------
                         required time                         16.288    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        12.278ns  (logic 0.124ns (1.010%)  route 12.154ns (98.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 22.687 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      9.574ns
    Time given to startpoint:         9.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           5.543    32.503    c1/clr1_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.594    21.369    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.100    21.469 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.218    22.687    c1/clr7_reg_i_1_n_0
    SLICE_X3Y103         LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    22.930    
                         time borrowed                9.574    32.503    
  -------------------------------------------------------------------
                         required time                         32.503    
                         arrival time                         -32.503    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 0.124ns (1.209%)  route 10.131ns (98.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      9.252ns
    Time given to startpoint:         9.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    15.480    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.660     5.435    c1/cycle[3]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.100     5.535 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451     5.986    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.228    
                         time borrowed                9.252    15.480    
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.124ns (1.212%)  route 10.109ns (98.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              15.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         14.944ns
    Time borrowed from endpoint:      9.227ns
    Time given to startpoint:         9.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710     4.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456     5.225 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    11.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    11.960 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    15.458    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     4.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367     4.775 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.663     5.437    c1/cycle[3]
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.100     5.537 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     5.988    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.231    
                         time borrowed                9.227    15.458    
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.221ns  (logic 0.124ns (1.213%)  route 10.097ns (98.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 21.011 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      9.192ns
    Time given to startpoint:         9.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.611    26.836    c1/cycle[4]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.124    26.960 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    30.446    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.609    20.383    c1/cycle[3]
    SLICE_X5Y104         LUT5 (Prop_lut5_I0_O)        0.100    20.483 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.011    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.254    
                         time borrowed                9.192    30.446    
  -------------------------------------------------------------------
                         required time                         30.446    
                         arrival time                         -30.446    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.601ns  (logic 0.124ns (1.170%)  route 10.477ns (98.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 21.474 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.109ns
    Time given to startpoint:         9.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.826    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.147    20.922    c1/cycle[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.100    21.022 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.474    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.717    
                         time borrowed                9.109    30.826    
  -------------------------------------------------------------------
                         required time                         30.826    
                         arrival time                         -30.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.539ns  (logic 0.124ns (1.177%)  route 10.415ns (98.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 21.474 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      9.048ns
    Time given to startpoint:         9.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.397    26.622    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.124    26.746 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    30.764    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.147    20.922    c1/cycle[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.100    21.022 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.474    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243    21.717    
                         time borrowed                9.048    30.764    
  -------------------------------------------------------------------
                         required time                         30.764    
                         arrival time                         -30.764    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        10.558ns  (logic 0.124ns (1.174%)  route 10.434ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.628ns = ( 21.628 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.912ns
    Time given to startpoint:         8.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.619    26.845    c1/cycle[4]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    26.969 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    30.783    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.088    20.863    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.100    20.963 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.628    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    21.871    
                         time borrowed                8.912    30.783    
  -------------------------------------------------------------------
                         required time                         30.783    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        12.633ns  (logic 0.124ns (0.982%)  route 12.509ns (99.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.057ns = ( 24.057 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.558ns
    Time given to startpoint:         8.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.145    25.370    c1/cycle[4]
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124    25.494 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    32.858    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    19.408    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.367    19.775 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.093    22.868    c1/cycle[3]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.100    22.968 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    24.057    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    24.300    
                         time borrowed                8.558    32.858    
  -------------------------------------------------------------------
                         required time                         32.858    
                         arrival time                         -32.858    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        1.781ns  (logic 0.045ns (2.526%)  route 1.736ns (97.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 18.053 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.980    17.563    c1/cycle[4]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045    17.608 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756    18.364    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.570    17.707    c1/cycle[3]
    SLICE_X4Y108         LUT5 (Prop_lut5_I0_O)        0.056    17.763 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290    18.053    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246    17.807    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070    17.877    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.877    
                         arrival time                          18.364    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.145ns  (logic 0.045ns (2.098%)  route 2.100ns (97.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 18.114 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425    18.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045    18.052 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.675    18.728    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.694    17.830    c1/cycle[3]
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.056    17.886 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.228    18.114    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246    17.868    
    SLICE_X8Y104         LDCE (Hold_ldce_G_D)         0.059    17.927    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.927    
                         arrival time                          18.728    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.045ns (1.973%)  route 2.236ns (98.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.444     3.026    c1/cycle[4]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.045     3.071 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.864    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.242    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.996    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     3.062    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.045ns (2.049%)  route 2.151ns (97.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425     3.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.052 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.726     3.778    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.654     2.791    c1/cycle[3]
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.056     2.847 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.240     3.087    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y102        LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     2.840    
    SLICE_X11Y102        LDCE (Hold_ldce_G_D)         0.059     2.899    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.045ns (2.046%)  route 2.155ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.425     3.007    c1/cycle[4]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.052 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.730     3.782    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     2.767    c1/cycle[3]
    SLICE_X8Y105         LUT5 (Prop_lut5_I1_O)        0.056     2.823 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.228     3.051    c1/selr3_reg[1]_i_1_n_0
    SLICE_X8Y105         LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     2.805    
    SLICE_X8Y105         LDCE (Hold_ldce_G_D)         0.059     2.864    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.045ns (1.832%)  route 2.412ns (98.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.160     3.742    c1/cycle[4]
    SLICE_X11Y103        LUT4 (Prop_lut4_I2_O)        0.045     3.787 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     4.039    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.734     2.870    c1/cycle[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.056     2.926 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327     3.254    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.007    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087     3.094    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.045ns (1.746%)  route 2.532ns (98.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.876     3.458    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.045     3.503 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.656     4.160    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.895     3.031    c1/cycle[3]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.056     3.087 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.405    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[1]/G
                         clock pessimism             -0.246     3.159    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.051     3.210    c1/seladd1_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.045ns (2.348%)  route 1.871ns (97.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.059     2.641    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.045     2.686 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.499    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.357     2.494    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.056     2.550 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.713    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.467    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.537    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@15.000ns - c1/cycle[4] fall@15.000ns)
  Data Path Delay:        2.644ns  (logic 0.045ns (1.702%)  route 2.599ns (98.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 18.417 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.876    18.458    c1/cycle[4]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.045    18.503 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.723    19.227    c1/selr6_reg[1]_i_1_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872    16.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175    17.137 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.998    18.134    c1/cycle[3]
    SLICE_X7Y101         LUT5 (Prop_lut5_I1_O)        0.056    18.190 f  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.227    18.417    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         f  c1/selr6_reg[1]/G
                         clock pessimism             -0.246    18.171    
    SLICE_X7Y101         LDCE (Hold_ldce_G_D)         0.066    18.237    c1/selr6_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.237    
                         arrival time                          19.227    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.045ns (1.825%)  route 2.421ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.253     3.836    c1/cycle[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I1_O)        0.045     3.881 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.168     4.049    c1/selr7_reg_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.962    c1/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.175     2.137 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.788     2.925    c1/cycle[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.056     2.981 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.221    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     2.975    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.059     3.034    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  1.015    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        13.151ns  (logic 0.124ns (0.943%)  route 13.027ns (99.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 24.708 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.427ns
    Time given to startpoint:         8.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.377    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          3.745    23.519    c1/cycle[4]
    SLICE_X6Y99          LUT4 (Prop_lut4_I2_O)        0.100    23.619 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    24.708    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    24.951    
                         time borrowed                8.427    33.377    
  -------------------------------------------------------------------
                         required time                         33.377    
                         arrival time                         -33.377    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        9.730ns  (logic 0.124ns (1.274%)  route 9.606ns (98.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.949ns = ( 21.949 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.764ns
    Time given to startpoint:         7.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    29.956    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.165    20.939    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.100    21.039 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    21.949    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.192    
                         time borrowed                7.764    29.956    
  -------------------------------------------------------------------
                         required time                         29.956    
                         arrival time                         -29.956    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        7.815ns  (logic 0.124ns (1.587%)  route 7.691ns (98.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.563ns = ( 21.563 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      6.236ns
    Time given to startpoint:         6.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.664    25.890    c1/cycle[0]
    SLICE_X6Y100         LUT3 (Prop_lut3_I1_O)        0.124    26.014 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           2.028    28.042    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.075    20.849    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.949 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614    21.563    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    21.806    
                         time borrowed                6.236    28.042    
  -------------------------------------------------------------------
                         required time                         28.042    
                         arrival time                         -28.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        7.700ns  (logic 0.124ns (1.610%)  route 7.576ns (98.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 21.472 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         26.908ns
    Time borrowed from endpoint:      6.211ns
    Time given to startpoint:         6.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.161    24.388    c1/cycle[0]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124    24.512 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           3.414    27.926    c1/enable2_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664    21.472    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.243    21.715    
                         time borrowed                6.211    27.926    
  -------------------------------------------------------------------
                         required time                         27.926    
                         arrival time                         -27.926    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.496ns  (logic 0.124ns (1.909%)  route 6.372ns (98.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 21.427 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         27.085ns
    Time borrowed from endpoint:      5.052ns
    Time given to startpoint:         5.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.372    26.598    c1/cycle[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.124    26.722 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.722    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.026    20.800    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.100    20.900 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.527    21.427    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    21.670    
                         time borrowed                5.052    26.722    
  -------------------------------------------------------------------
                         required time                         26.722    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.428ns = ( 21.428 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      4.961ns
    Time given to startpoint:         4.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.494    23.720    c1/cycle[0]
    SLICE_X6Y102         LUT5 (Prop_lut5_I2_O)        0.124    23.844 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.788    26.632    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.075    20.849    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.949 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.480    21.428    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    21.671    
                         time borrowed                4.961    26.632    
  -------------------------------------------------------------------
                         required time                         26.632    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.512ns  (logic 0.124ns (1.904%)  route 6.388ns (98.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 21.559 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         27.040ns
    Time borrowed from endpoint:      4.936ns
    Time given to startpoint:         4.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.388    26.615    c1/cycle[0]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.124    26.739 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.739    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.075    20.849    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.949 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.611    21.559    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X1Y102         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243    21.802    
                         time borrowed                4.936    26.739    
  -------------------------------------------------------------------
                         required time                         26.739    
                         arrival time                         -26.739    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.600ns  (logic 0.124ns (1.879%)  route 6.476ns (98.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 21.707 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         27.081ns
    Time borrowed from endpoint:      4.876ns
    Time given to startpoint:         4.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.476    26.702    c1/cycle[0]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.124    26.826 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.826    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.165    20.939    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.100    21.039 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.668    21.707    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243    21.950    
                         time borrowed                4.876    26.826    
  -------------------------------------------------------------------
                         required time                         26.826    
                         arrival time                         -26.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.327ns  (logic 0.124ns (1.960%)  route 6.203ns (98.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 21.473 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.022ns
    Computed max time borrow:         26.978ns
    Time borrowed from endpoint:      4.838ns
    Time given to startpoint:         4.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          3.691    23.917    c1/cycle[0]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124    24.041 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           2.512    26.553    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.026    20.800    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.100    20.900 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.573    21.473    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243    21.716    
                         time borrowed                4.838    26.553    
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                         -26.553    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        6.299ns  (logic 0.124ns (1.968%)  route 6.175ns (98.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 21.472 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      4.811ns
    Time given to startpoint:         4.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.173    24.399    c1/cycle[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I3_O)        0.124    24.523 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           2.002    26.526    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664    21.472    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable4_reg/G
                         clock pessimism              0.243    21.715    
                         time borrowed                4.811    26.526    
  -------------------------------------------------------------------
                         required time                         26.526    
                         arrival time                         -26.526    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.045ns (2.800%)  route 1.562ns (97.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.750     2.334    c1/cycle[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.045     2.379 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.191    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.368     2.504    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.056     2.560 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.724    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.477    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.547    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[0] fall@15.000ns)
  Data Path Delay:        1.837ns  (logic 0.045ns (2.450%)  route 1.792ns (97.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 17.905 - 15.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 16.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600    16.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    16.583 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.841    17.424    c1/cycle[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I2_O)        0.045    17.469 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951    18.420    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.487    17.623    c1/cycle[4]
    SLICE_X3Y107         LUT5 (Prop_lut5_I3_O)        0.056    17.679 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227    17.905    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246    17.659    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070    17.729    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                        -17.729    
                         arrival time                          18.420    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.045ns (1.811%)  route 2.440ns (98.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.532     3.116    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I1_O)        0.045     3.161 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     4.069    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.601     2.736    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.792 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.168    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     2.922    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     2.982    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.045ns (1.571%)  route 2.819ns (98.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.581     3.164    c1/cycle[0]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.045     3.209 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.447    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.753     2.889    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.056     2.945 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.470    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.224    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.281    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.045ns (1.669%)  route 2.651ns (98.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.525     3.108    c1/cycle[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.045     3.153 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     4.280    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.665     2.800    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.856 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.175    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     2.928    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     2.990    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.045ns (1.729%)  route 2.557ns (98.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.557     4.140    c1/cycle[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I1_O)        0.045     4.185 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.185    c1/enable6_reg_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.492     2.628    c1/cycle[4]
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.056     2.684 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     2.917    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     2.671    
    SLICE_X2Y106         LDCE (Hold_ldce_G_D)         0.120     2.791    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.045ns (1.771%)  route 2.496ns (98.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.496     4.079    c1/cycle[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045     4.124 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.124    c1/enable10_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.521     2.657    c1/cycle[4]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.713 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164     2.876    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     2.630    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.091     2.721    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.045ns (1.758%)  route 2.515ns (98.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.515     4.099    c1/cycle[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.045     4.144 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.144    c1/enable1_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.521     2.657    c1/cycle[4]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.713 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164     2.876    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     2.630    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.092     2.722    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.806     3.390    c1/cycle[0]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     3.435 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.756     4.191    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.459     2.594    c1/cycle[4]
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.056     2.650 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.290     2.940    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.694    
    SLICE_X4Y113         LDCE (Hold_ldce_G_D)         0.070     2.764    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           4.191    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.045ns (1.641%)  route 2.697ns (98.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.505     3.089    c1/cycle[0]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     3.134 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.192     4.326    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.567     2.703    c1/cycle[4]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.759 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.074    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     2.828    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.070     2.898    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  1.428    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        9.678ns  (logic 0.124ns (1.281%)  route 9.554ns (98.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 21.529 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.132ns
    Time given to startpoint:         8.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    29.903    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.203    20.977    c1/cycle[4]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.100    21.077 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.529    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.772    
                         time borrowed                8.132    29.903    
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -29.903    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.200ns  (logic 0.124ns (1.512%)  route 8.076ns (98.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 21.117 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.065ns
    Time given to startpoint:         7.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.425    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.793    20.567    c1/cycle[4]
    SLICE_X4Y104         LUT5 (Prop_lut5_I3_O)        0.100    20.667 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.117    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.360    
                         time borrowed                7.065    28.425    
  -------------------------------------------------------------------
                         required time                         28.425    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.188ns  (logic 0.124ns (1.514%)  route 8.064ns (98.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 21.337 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.834ns
    Time given to startpoint:         6.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.413    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.935    20.709    c1/cycle[4]
    SLICE_X5Y104         LUT5 (Prop_lut5_I4_O)        0.100    20.809 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.337    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.579    
                         time borrowed                6.834    28.413    
  -------------------------------------------------------------------
                         required time                         28.413    
                         arrival time                         -28.413    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        8.222ns  (logic 0.124ns (1.508%)  route 8.098ns (98.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 21.556 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      6.649ns
    Time given to startpoint:         6.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.578    24.803    c1/cycle[1]
    SLICE_X6Y103         LUT4 (Prop_lut4_I1_O)        0.124    24.927 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.447    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.231    21.005    c1/cycle[4]
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.100    21.105 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.556    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    21.799    
                         time borrowed                6.649    28.447    
  -------------------------------------------------------------------
                         required time                         28.447    
                         arrival time                         -28.447    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.428ns  (logic 0.124ns (1.669%)  route 7.304ns (98.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 21.473 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      5.937ns
    Time given to startpoint:         5.937ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.488    23.713    c1/cycle[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124    23.837 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    27.653    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.473    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243    21.716    
                         time borrowed                5.937    27.653    
  -------------------------------------------------------------------
                         required time                         27.653    
                         arrival time                         -27.653    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.340ns  (logic 0.124ns (1.689%)  route 7.216ns (98.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 21.453 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      5.870ns
    Time given to startpoint:         5.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    27.566    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.127    20.901    c1/cycle[4]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.100    21.001 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.453    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.696    
                         time borrowed                5.870    27.566    
  -------------------------------------------------------------------
                         required time                         27.566    
                         arrival time                         -27.566    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 21.473 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      5.806ns
    Time given to startpoint:         5.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.359    23.584    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124    23.708 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    27.522    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.473    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    21.716    
                         time borrowed                5.806    27.522    
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -27.522    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        7.012ns  (logic 0.124ns (1.768%)  route 6.888ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.281ns = ( 21.281 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      5.714ns
    Time given to startpoint:         5.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           3.308    27.238    c1/clr5_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.955    20.729    c1/cycle[4]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.100    20.829 r  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.452    21.281    c1/clr10_reg_i_1_n_0
    SLICE_X6Y105         LDCE                                         r  c1/clr10_reg/G
                         clock pessimism              0.243    21.523    
                         time borrowed                5.714    27.238    
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                         -27.238    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        6.639ns  (logic 0.124ns (1.868%)  route 6.515ns (98.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 21.472 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.092ns
    Computed max time borrow:         26.908ns
    Time borrowed from endpoint:      5.149ns
    Time given to startpoint:         5.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.101    23.326    c1/cycle[1]
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124    23.450 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           3.414    26.864    c1/enable2_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.664    21.472    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.243    21.715    
                         time borrowed                5.149    26.864    
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                         -26.864    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[1] fall@15.000ns)
  Data Path Delay:        6.300ns  (logic 0.124ns (1.968%)  route 6.176ns (98.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.224ns = ( 21.224 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      5.059ns
    Time given to startpoint:         5.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.580    23.805    c1/cycle[1]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124    23.929 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.596    26.525    c1/clr5_reg_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.777    20.550    c1/cycle[4]
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.100    20.650 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.573    21.224    c1/seladd5_2_reg_i_2_n_0
    SLICE_X4Y113         LDCE                                         r  c1/opadd5_reg[1]/G
                         clock pessimism              0.243    21.467    
                         time borrowed                5.059    26.525    
  -------------------------------------------------------------------
                         required time                         26.525    
                         arrival time                         -26.525    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.045ns (2.531%)  route 1.733ns (97.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.733     3.316    c1/cycle[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I2_O)        0.045     3.361 f  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.361    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.584     2.719    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.056     2.775 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.269     3.045    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y99          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.246     2.799    
    SLICE_X2Y99          LDCE (Hold_ldce_G_D)         0.120     2.919    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.045ns (2.123%)  route 2.074ns (97.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.074     3.657    c1/cycle[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.045     3.702 f  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.702    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.753     2.889    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.056     2.945 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.350    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246     3.104    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.121     3.225    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.045ns (2.446%)  route 1.795ns (97.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.795     3.377    c1/cycle[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     3.422 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.000     3.422    c1/enable3_reg_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.567     2.703    c1/cycle[4]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.759 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.325     3.084    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y98          LDCE                                         f  c1/seladd2_1_reg[2]/G
                         clock pessimism             -0.246     2.837    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.091     2.928    c1/seladd2_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.185%)  route 2.014ns (97.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.014     3.597    c1/cycle[1]
    SLICE_X10Y98         LUT4 (Prop_lut4_I1_O)        0.045     3.642 r  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.642    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X10Y98         LDCE                                         r  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.753     2.889    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.056     2.945 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.240     3.185    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X10Y98         LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     2.939    
    SLICE_X10Y98         LDCE (Hold_ldce_G_D)         0.121     3.060    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.045ns (2.320%)  route 1.894ns (97.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.832     2.415    c1/cycle[1]
    SLICE_X7Y105         LUT3 (Prop_lut3_I0_O)        0.045     2.460 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.522    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.560     2.695    c1/cycle[4]
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.751 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.055    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     2.808    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.878    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.045ns (2.514%)  route 1.745ns (97.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.745     3.327    c1/cycle[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     3.372 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.372    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.397     2.532    c1/cycle[4]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.056     2.588 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.822    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.575    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.666    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.045ns (2.068%)  route 2.131ns (97.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.474     3.057    c1/cycle[1]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.102 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.656     3.758    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y100         LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.665     2.800    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.856 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.175    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[1]/G
                         clock pessimism             -0.246     2.928    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.051     2.979    c1/seladd1_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.758    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.045ns (2.055%)  route 2.145ns (97.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.170     2.753    c1/cycle[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I2_O)        0.045     2.798 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.772    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.601     2.736    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.792 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.168    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     2.922    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     2.977    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.045ns (2.244%)  route 1.961ns (97.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.961     3.543    c1/cycle[1]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.045     3.588 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.588    c1/enable6_reg_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.492     2.628    c1/cycle[4]
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.056     2.684 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     2.917    c1/enable6_reg_i_2_n_0
    SLICE_X2Y106         LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     2.671    
    SLICE_X2Y106         LDCE (Hold_ldce_G_D)         0.120     2.791    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.045ns (1.802%)  route 2.453ns (98.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.215     2.798    c1/cycle[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.045     2.843 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.238     4.080    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.753     2.889    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.056     2.945 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.526     3.470    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.224    
    SLICE_X4Y101         LDCE (Hold_ldce_G_D)         0.057     3.281    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.799    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        11.011ns  (logic 0.124ns (1.126%)  route 10.887ns (98.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 21.527 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      9.467ns
    Time given to startpoint:         9.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           4.054    31.237    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.201    20.975    c1/cycle[4]
    SLICE_X8Y104         LUT5 (Prop_lut5_I0_O)        0.100    21.075 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    21.527    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X8Y104         LDCE                                         r  c1/seldiv_2_reg[1]/G
                         clock pessimism              0.243    21.770    
                         time borrowed                9.467    31.237    
  -------------------------------------------------------------------
                         required time                         31.237    
                         arrival time                         -31.237    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        10.182ns  (logic 0.124ns (1.218%)  route 10.058ns (98.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 21.529 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.635ns
    Time given to startpoint:         8.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.407    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.203    20.977    c1/cycle[4]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.100    21.077 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.529    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.772    
                         time borrowed                8.635    30.407    
  -------------------------------------------------------------------
                         required time                         30.407    
                         arrival time                         -30.407    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.538ns  (logic 0.124ns (1.300%)  route 9.414ns (98.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 21.022 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         26.930ns
    Time borrowed from endpoint:      8.499ns
    Time given to startpoint:         8.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.833    27.059    c1/cycle[2]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124    27.183 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           2.581    29.763    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.657    20.430    c1/cycle[4]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.100    20.530 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.491    21.022    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         r  c1/selr11_reg[1]/G
                         clock pessimism              0.243    21.265    
                         time borrowed                8.499    29.763    
  -------------------------------------------------------------------
                         required time                         29.763    
                         arrival time                         -29.763    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.703ns  (logic 0.124ns (1.425%)  route 8.579ns (98.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 21.117 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.568ns
    Time given to startpoint:         7.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.928    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.793    20.567    c1/cycle[4]
    SLICE_X4Y104         LUT5 (Prop_lut5_I3_O)        0.100    20.667 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.117    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.360    
                         time borrowed                7.568    28.928    
  -------------------------------------------------------------------
                         required time                         28.928    
                         arrival time                         -28.928    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        9.010ns  (logic 0.124ns (1.376%)  route 8.886ns (98.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 21.473 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.520ns
    Time given to startpoint:         7.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.071    25.296    c1/cycle[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    25.420 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           3.816    29.236    c1/enable8_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.473    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243    21.716    
                         time borrowed                7.520    29.236    
  -------------------------------------------------------------------
                         required time                         29.236    
                         arrival time                         -29.236    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.691ns  (logic 0.124ns (1.427%)  route 8.567ns (98.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 21.337 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.337ns
    Time given to startpoint:         7.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.916    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.935    20.709    c1/cycle[4]
    SLICE_X5Y104         LUT5 (Prop_lut5_I4_O)        0.100    20.809 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.337    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.579    
                         time borrowed                7.337    28.916    
  -------------------------------------------------------------------
                         required time                         28.916    
                         arrival time                         -28.916    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.983ns  (logic 0.124ns (1.380%)  route 8.859ns (98.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns = ( 21.798 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.020ns
    Computed max time borrow:         26.980ns
    Time borrowed from endpoint:      7.168ns
    Time given to startpoint:         7.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.963    29.208    c1/selr9_reg[1]_i_1_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.247    21.021    c1/cycle[4]
    SLICE_X12Y102        LUT5 (Prop_lut5_I0_O)        0.100    21.121 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.676    21.798    c1/selr9_reg[1]_i_2_n_0
    SLICE_X10Y99         LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.243    22.041    
                         time borrowed                7.168    29.208    
  -------------------------------------------------------------------
                         required time                         29.208    
                         arrival time                         -29.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.726ns  (logic 0.124ns (1.421%)  route 8.602ns (98.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 21.556 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.152ns
    Time given to startpoint:         7.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.081    25.307    c1/cycle[2]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.124    25.431 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.520    28.951    c1/clr1_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.231    21.005    c1/cycle[4]
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.100    21.105 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.451    21.556    c1/clr2_reg_i_1_n_0
    SLICE_X5Y103         LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    21.799    
                         time borrowed                7.152    28.951    
  -------------------------------------------------------------------
                         required time                         28.951    
                         arrival time                         -28.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        8.417ns  (logic 0.124ns (1.473%)  route 8.293ns (98.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 21.376 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.024ns
    Time given to startpoint:         7.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           3.397    28.643    c1/selr9_reg[1]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.165    20.939    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.100    21.039 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.337    21.376    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X9Y98          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243    21.619    
                         time borrowed                7.024    28.643    
  -------------------------------------------------------------------
                         required time                         28.643    
                         arrival time                         -28.643    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        7.764ns  (logic 0.124ns (1.597%)  route 7.640ns (98.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns = ( 21.345 - 15.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 20.225 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      6.401ns
    Time given to startpoint:         6.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.710    19.769    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    20.225 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.896    25.122    c1/cycle[2]
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    25.246 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           2.744    27.989    c1/selr9_reg[1]_i_1_n_0
    SLICE_X3Y98          LDCE                                         r  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.026    20.800    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.100    20.900 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.445    21.345    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X3Y98          LDCE                                         r  c1/seladd4_2_reg[2]/G
                         clock pessimism              0.243    21.588    
                         time borrowed                6.401    27.989    
  -------------------------------------------------------------------
                         required time                         27.989    
                         arrival time                         -27.989    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[2] fall@15.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.618%)  route 1.674ns (97.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 17.905 - 15.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 16.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177    15.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    15.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599    16.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    16.582 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.723    17.306    c1/cycle[2]
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.045    17.351 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951    18.302    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365    15.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    16.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    16.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871    16.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175    17.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.487    17.623    c1/cycle[4]
    SLICE_X3Y107         LUT5 (Prop_lut5_I3_O)        0.056    17.679 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227    17.905    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246    17.659    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070    17.729    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                        -17.729    
                         arrival time                          18.302    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.045ns (2.803%)  route 1.561ns (97.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.748     2.331    c1/cycle[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.045     2.376 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.188    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.368     2.504    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.056     2.560 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.724    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.477    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.547    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.045ns (2.037%)  route 2.164ns (97.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.268     2.851    c1/cycle[2]
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.045     2.896 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.896     3.792    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X6Y102         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.665     2.800    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.856 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.259     3.115    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X6Y102         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     2.869    
    SLICE_X6Y102         LDCE (Hold_ldce_G_D)         0.059     2.928    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.045ns (1.944%)  route 2.269ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.362     2.944    c1/cycle[2]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     2.989 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.908     3.897    c1/enable5_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.601     2.736    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.792 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.168    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     2.922    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.060     2.982    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.045ns (1.745%)  route 2.534ns (98.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.534     4.117    c1/cycle[2]
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.045     4.162 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.753     2.889    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.056     2.945 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.405     3.350    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     3.104    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     3.224    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.324     2.906    c1/cycle[2]
    SLICE_X8Y102         LUT5 (Prop_lut5_I4_O)        0.045     2.951 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.926    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.601     2.736    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.792 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.168    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     2.922    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     2.977    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.045ns (1.886%)  route 2.342ns (98.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.549     3.132    c1/cycle[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.045     3.177 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792     3.969    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.567     2.703    c1/cycle[4]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.759 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.316     3.074    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X7Y102         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     2.828    
    SLICE_X7Y102         LDCE (Hold_ldce_G_D)         0.066     2.894    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.045ns (1.866%)  route 2.367ns (98.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.305     2.887    c1/cycle[2]
    SLICE_X7Y105         LUT3 (Prop_lut3_I2_O)        0.045     2.932 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.062     3.994    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.560     2.695    c1/cycle[4]
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.751 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.303     3.055    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y105         LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     2.808    
    SLICE_X7Y105         LDCE (Hold_ldce_G_D)         0.070     2.878    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.045ns (1.969%)  route 2.241ns (98.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.241     3.823    c1/cycle[2]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.045     3.868 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     3.868    c1/enable10_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.521     2.657    c1/cycle[4]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.713 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164     2.876    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     2.630    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.091     2.721    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.751%)  route 2.524ns (98.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.398     2.980    c1/cycle[2]
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.045     3.025 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     4.152    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.665     2.800    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.856 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.175    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     2.928    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     2.990    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  1.161    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        13.314ns  (logic 0.124ns (0.931%)  route 13.190ns (99.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 24.708 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.589ns
    Time given to startpoint:         8.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           7.363    33.540    c1/selr8_reg[1]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          3.745    23.519    c1/cycle[4]
    SLICE_X6Y99          LUT4 (Prop_lut4_I2_O)        0.100    23.619 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.089    24.708    c1/enable8_reg_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    24.951    
                         time borrowed                8.589    33.540    
  -------------------------------------------------------------------
                         required time                         33.540    
                         arrival time                         -33.540    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        10.115ns  (logic 0.124ns (1.226%)  route 9.991ns (98.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 21.529 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.570ns
    Time given to startpoint:         8.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           4.976    30.341    c1/clr1_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.203    20.977    c1/cycle[4]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.100    21.077 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    21.529    c1/clr4_reg_i_1_n_0
    SLICE_X6Y103         LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    21.772    
                         time borrowed                8.570    30.341    
  -------------------------------------------------------------------
                         required time                         30.341    
                         arrival time                         -30.341    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.824ns  (logic 0.124ns (1.262%)  route 9.700ns (98.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 21.453 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         26.973ns
    Time borrowed from endpoint:      8.354ns
    Time given to startpoint:         8.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    25.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    26.031 f  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           4.019    30.050    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y100         LDCE                                         f  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.127    20.901    c1/cycle[4]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.100    21.001 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.453    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243    21.696    
                         time borrowed                8.354    30.050    
  -------------------------------------------------------------------
                         required time                         30.050    
                         arrival time                         -30.050    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.812ns  (logic 0.124ns (1.264%)  route 9.688ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 21.453 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         26.959ns
    Time borrowed from endpoint:      8.343ns
    Time given to startpoint:         8.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.858    30.038    c1/enable3_reg_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.127    20.901    c1/cycle[4]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.100    21.001 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.452    21.453    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y100         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    21.696    
                         time borrowed                8.343    30.038    
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -30.038    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.769ns  (logic 0.124ns (1.269%)  route 9.645ns (98.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 21.473 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      8.279ns
    Time given to startpoint:         8.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.831    26.057    c1/cycle[3]
    SLICE_X7Y98          LUT3 (Prop_lut3_I2_O)        0.124    26.181 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           3.814    29.995    c1/enable3_reg_i_1_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934    20.708    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.808 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.665    21.473    c1/enable2_reg_i_2_n_0
    SLICE_X5Y100         LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    21.716    
                         time borrowed                8.279    29.995    
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -29.995    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.892ns  (logic 0.124ns (1.254%)  route 9.768ns (98.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.949ns = ( 21.949 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.061ns
    Computed max time borrow:         26.939ns
    Time borrowed from endpoint:      7.926ns
    Time given to startpoint:         7.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.826    26.052    c1/cycle[3]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    26.176 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           3.942    30.118    c1/selr8_reg[1]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.165    20.939    c1/cycle[4]
    SLICE_X10Y98         LUT5 (Prop_lut5_I4_O)        0.100    21.039 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.910    21.949    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X4Y101         LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    22.192    
                         time borrowed                7.926    30.118    
  -------------------------------------------------------------------
                         required time                         30.118    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr6_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.298ns  (logic 0.124ns (1.334%)  route 9.174ns (98.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.364ns = ( 21.364 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.918ns
    Time given to startpoint:         7.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    25.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    26.031 f  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.493    29.524    c1/selr6_reg[0]_i_1_n_0
    SLICE_X7Y101         LDCE                                         f  c1/selr6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.039    20.813    c1/cycle[4]
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.100    20.913 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451    21.364    c1/selr6_reg[1]_i_2_n_0
    SLICE_X7Y101         LDCE                                         r  c1/selr6_reg[0]/G
                         clock pessimism              0.243    21.606    
                         time borrowed                7.918    29.524    
  -------------------------------------------------------------------
                         required time                         29.524    
                         arrival time                         -29.524    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.637ns  (logic 0.124ns (1.436%)  route 8.513ns (98.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 21.117 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.503ns
    Time given to startpoint:         7.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.498    28.863    c1/clr1_reg_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.793    20.567    c1/cycle[4]
    SLICE_X4Y104         LUT5 (Prop_lut5_I3_O)        0.100    20.667 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    21.117    c1/clr1_reg_i_2_n_0
    SLICE_X4Y104         LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    21.360    
                         time borrowed                7.503    28.863    
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.863    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        9.058ns  (logic 0.124ns (1.369%)  route 8.934ns (98.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.563ns = ( 21.563 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         26.940ns
    Time borrowed from endpoint:      7.478ns
    Time given to startpoint:         7.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.681    25.907    c1/cycle[3]
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124    26.031 f  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           3.252    29.284    c1/selr6_reg[0]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/opadd1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.075    20.849    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.100    20.949 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.614    21.563    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         r  c1/opadd1_reg[1]/G
                         clock pessimism              0.243    21.806    
                         time borrowed                7.478    29.284    
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -29.284    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@15.000ns - c1/cycle[3] fall@15.000ns)
  Data Path Delay:        8.625ns  (logic 0.124ns (1.438%)  route 8.501ns (98.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 21.337 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 20.226 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              27.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         26.944ns
    Time borrowed from endpoint:      7.272ns
    Time given to startpoint:         7.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                     15.000    15.000 f  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948    15.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    17.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.711    19.770    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    20.226 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.015    25.241    c1/cycle[3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    25.365 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           3.486    28.851    c1/clr1_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                     15.000    15.000 r  
    N15                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    19.407    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.367    19.774 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.935    20.709    c1/cycle[4]
    SLICE_X5Y104         LUT5 (Prop_lut5_I4_O)        0.100    20.809 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.528    21.337    c1/clr3_reg_i_1_n_0
    SLICE_X5Y104         LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    21.579    
                         time borrowed                7.272    28.851    
  -------------------------------------------------------------------
                         required time                         28.851    
                         arrival time                         -28.851    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.045ns (2.821%)  route 1.550ns (97.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.550     3.134    c1/cycle[3]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045     3.179 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     3.179    c1/enable1_reg_i_1_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.521     2.657    c1/cycle[4]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.056     2.713 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.164     2.876    c1/enable1_reg_i_2_n_0
    SLICE_X3Y105         LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     2.630    
    SLICE_X3Y105         LDCE (Hold_ldce_G_D)         0.092     2.722    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.045ns (2.160%)  route 2.038ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.911     2.495    c1/cycle[3]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045     2.540 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.127     3.666    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.665     2.800    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.856 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.318     3.175    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y100         LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     2.928    
    SLICE_X4Y100         LDCE (Hold_ldce_G_D)         0.062     2.990    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.802     2.385    c1/cycle[3]
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.045     2.430 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.812     3.243    c1/enable11_reg_i_1_n_0
    SLICE_X3Y108         LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.368     2.504    c1/cycle[4]
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.056     2.560 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.164     2.724    c1/enable11_reg_i_2_n_0
    SLICE_X3Y108         LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.477    
    SLICE_X3Y108         LDCE (Hold_ldce_G_D)         0.070     2.547    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.045ns (2.400%)  route 1.830ns (97.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.879     2.462    c1/cycle[3]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.045     2.507 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.951     3.458    c1/clr7_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.487     2.623    c1/cycle[4]
    SLICE_X3Y107         LUT5 (Prop_lut5_I3_O)        0.056     2.679 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.905    c1/clr11_reg_i_1_n_0
    SLICE_X3Y107         LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.659    
    SLICE_X3Y107         LDCE (Hold_ldce_G_D)         0.070     2.729    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.045ns (2.136%)  route 2.061ns (97.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.809     3.393    c1/cycle[3]
    SLICE_X11Y103        LUT4 (Prop_lut4_I3_O)        0.045     3.438 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     3.690    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.567     2.703    c1/cycle[4]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.759 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.327     3.086    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y102        LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     2.840    
    SLICE_X10Y102        LDCE (Hold_ldce_G_D)         0.087     2.927    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.909     2.492    c1/cycle[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045     2.537 f  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.172     3.709    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.584     2.719    c1/cycle[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.056     2.775 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.320     3.095    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X2Y100         LDCE                                         f  c1/seladd4_1_reg[1]/G
                         clock pessimism             -0.246     2.849    
    SLICE_X2Y100         LDCE (Hold_ldce_G_D)         0.085     2.934    c1/seladd4_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.045ns (2.218%)  route 1.984ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.984     3.567    c1/cycle[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.045     3.612 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.612    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.397     2.532    c1/cycle[4]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.056     2.588 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.822    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y107         LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.575    
    SLICE_X4Y107         LDCE (Hold_ldce_G_D)         0.091     2.666    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.930     2.513    c1/cycle[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.558 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           1.385     3.944    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X9Y100         LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.567     2.703    c1/cycle[4]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.759 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.387     3.145    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y100         LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     2.899    
    SLICE_X9Y100         LDCE (Hold_ldce_G_D)         0.063     2.962    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.045ns (1.890%)  route 2.337ns (98.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.362     2.946    c1/cycle[3]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.045     2.991 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.974     3.965    c1/enable4_reg_i_1_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.601     2.736    c1/cycle[4]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.792 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.376     3.168    c1/enable2_reg_i_2_n_0
    SLICE_X9Y102         LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     2.922    
    SLICE_X9Y102         LDCE (Hold_ldce_G_D)         0.055     2.977    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@15.000ns period=42.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.045ns (1.824%)  route 2.423ns (98.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.423     4.006    c1/cycle[3]
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.045     4.051 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.051    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X1Y102         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    c1/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.665     2.800    c1/cycle[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.056     2.856 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.309     3.165    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X1Y102         LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     2.919    
    SLICE_X1Y102         LDCE (Hold_ldce_G_D)         0.091     3.010    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  1.041    





