<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/fayz/Documents/picotiny/project/impl/gwsynthesis/picotiny.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/fayz/Documents/picotiny/project/picotiny.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/fayz/Documents/picotiny/project/picotiny.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct  6 00:37:03 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7800</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3712</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>37.678(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.142</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.141</td>
</tr>
<tr>
<td>2</td>
<td>13.192</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.091</td>
</tr>
<tr>
<td>3</td>
<td>14.397</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/is_beq_bne_blt_bge_bltu_bgeu_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.886</td>
</tr>
<tr>
<td>4</td>
<td>14.397</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/instr_jalr_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.886</td>
</tr>
<tr>
<td>5</td>
<td>14.413</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/instr_jal_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.870</td>
</tr>
<tr>
<td>6</td>
<td>14.948</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0/ADB[8]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.692</td>
</tr>
<tr>
<td>7</td>
<td>15.014</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s/ADB[5]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.625</td>
</tr>
<tr>
<td>8</td>
<td>15.164</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_11_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.118</td>
</tr>
<tr>
<td>9</td>
<td>15.182</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/is_sb_sh_sw_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.100</td>
</tr>
<tr>
<td>10</td>
<td>15.338</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpu_state.cpu_state_shift_s4/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.944</td>
</tr>
<tr>
<td>11</td>
<td>15.507</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/is_alu_reg_reg_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.775</td>
</tr>
<tr>
<td>12</td>
<td>15.507</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/is_alu_reg_imm_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.775</td>
</tr>
<tr>
<td>13</td>
<td>15.567</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/decoded_imm_j_3_s4/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.716</td>
</tr>
<tr>
<td>14</td>
<td>15.633</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/decoded_imm_j_15_s4/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.649</td>
</tr>
<tr>
<td>15</td>
<td>15.721</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_14_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.561</td>
</tr>
<tr>
<td>16</td>
<td>15.784</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/instr_auipc_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.498</td>
</tr>
<tr>
<td>17</td>
<td>15.784</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/instr_lui_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.498</td>
</tr>
<tr>
<td>18</td>
<td>15.804</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_28_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.478</td>
</tr>
<tr>
<td>19</td>
<td>15.830</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s/ADB[8]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.809</td>
</tr>
<tr>
<td>20</td>
<td>15.878</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.405</td>
</tr>
<tr>
<td>21</td>
<td>15.886</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.397</td>
</tr>
<tr>
<td>22</td>
<td>15.944</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/cpu_state.cpu_state_ld_rs1_s4/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.339</td>
</tr>
<tr>
<td>23</td>
<td>15.948</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_17_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.334</td>
</tr>
<tr>
<td>24</td>
<td>15.948</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_18_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.334</td>
</tr>
<tr>
<td>25</td>
<td>15.968</td>
<td>u_picorv32/mem_addr_2_s0/Q</td>
<td>u_picorv32/reg_op1_16_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.315</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.321</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.512</td>
<td>u_hdmi/svo_term/mem_portA_wdata_5_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[5]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>3</td>
<td>0.512</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[2]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
<td>u_hdmi/svo_enc/out_fifo_rdaddr_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_0_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_3_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/vcursor_5_s0/Q</td>
<td>u_hdmi/svo_tcard/vcursor_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/Q</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0/Q</td>
<td>u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1/Q</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1/Q</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1/Q</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1/Q</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1/Q</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0/Q</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/Q</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_hdmi/svo_enc/vcursor_4_s1/Q</td>
<td>u_hdmi/svo_enc/vcursor_4_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_hdmi/svo_enc/vcursor_9_s0/Q</td>
<td>u_hdmi/svo_enc/vcursor_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.653</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.183</td>
</tr>
<tr>
<td>2</td>
<td>0.653</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.183</td>
</tr>
<tr>
<td>3</td>
<td>0.653</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.183</td>
</tr>
<tr>
<td>4</td>
<td>0.653</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.183</td>
</tr>
<tr>
<td>5</td>
<td>4.615</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.183</td>
</tr>
<tr>
<td>6</td>
<td>4.615</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.183</td>
</tr>
<tr>
<td>7</td>
<td>4.615</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.183</td>
</tr>
<tr>
<td>8</td>
<td>4.615</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.183</td>
</tr>
<tr>
<td>9</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>10</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>11</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>12</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>13</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/PRESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>14</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>15</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>16</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>17</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>18</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>19</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>20</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>21</td>
<td>34.446</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.193</td>
</tr>
<tr>
<td>22</td>
<td>34.454</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>23</td>
<td>34.454</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>24</td>
<td>34.454</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>25</td>
<td>34.454</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.183</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.352</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.360</td>
</tr>
<tr>
<td>2</td>
<td>1.352</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.360</td>
</tr>
<tr>
<td>3</td>
<td>1.352</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.360</td>
</tr>
<tr>
<td>4</td>
<td>1.352</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.360</td>
</tr>
<tr>
<td>5</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>6</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>7</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>8</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>9</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>10</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>11</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>12</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>13</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>14</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>15</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>16</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>17</td>
<td>3.341</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.354</td>
</tr>
<tr>
<td>18</td>
<td>3.347</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.360</td>
</tr>
<tr>
<td>19</td>
<td>3.347</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.360</td>
</tr>
<tr>
<td>20</td>
<td>3.347</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.360</td>
</tr>
<tr>
<td>21</td>
<td>3.347</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.360</td>
</tr>
<tr>
<td>22</td>
<td>5.314</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.360</td>
</tr>
<tr>
<td>23</td>
<td>5.314</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.360</td>
</tr>
<tr>
<td>24</td>
<td>5.314</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.360</td>
</tr>
<tr>
<td>25</td>
<td>5.314</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.360</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_23_s1/I3</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C7[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_23_s1/F</td>
</tr>
<tr>
<td>22.216</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][B]</td>
<td>u_picorv32/decoded_imm_j_c_3_s1/I0</td>
</tr>
<tr>
<td>23.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_3_s1/F</td>
</tr>
<tr>
<td>23.331</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s8/I1</td>
</tr>
<tr>
<td>24.363</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>24.369</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s6/I3</td>
</tr>
<tr>
<td>25.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s5/I1</td>
</tr>
<tr>
<td>26.713</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>26.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3326_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C5[1][B]</td>
<td>u_picorv32/cpuregs_3326_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.063, 38.496%; route: 15.619, 59.751%; tC2Q: 0.458, 1.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.007</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_17_s0/I2</td>
</tr>
<tr>
<td>20.106</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_17_s0/F</td>
</tr>
<tr>
<td>21.565</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>u_picorv32/decoded_imm_j_c_17_s1/I0</td>
</tr>
<tr>
<td>22.387</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_17_s1/F</td>
</tr>
<tr>
<td>23.203</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s8/I3</td>
</tr>
<tr>
<td>24.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>25.209</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[3][A]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s6/I3</td>
</tr>
<tr>
<td>25.835</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>25.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s5/I1</td>
</tr>
<tr>
<td>26.663</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>26.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3292_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.380, 35.952%; route: 16.252, 62.292%; tC2Q: 0.458, 1.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/is_beq_bne_blt_bge_bltu_bgeu_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>u_picorv32/n3426_s6/I2</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s6/F</td>
</tr>
<tr>
<td>22.226</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>u_picorv32/n3438_s8/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3438_s8/F</td>
</tr>
<tr>
<td>24.832</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>u_picorv32/n3465_s4/I0</td>
</tr>
<tr>
<td>25.458</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3465_s4/F</td>
</tr>
<tr>
<td>25.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/is_beq_bne_blt_bge_bltu_bgeu_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>u_picorv32/is_beq_bne_blt_bge_bltu_bgeu_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>u_picorv32/is_beq_bne_blt_bge_bltu_bgeu_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.526, 30.242%; route: 16.901, 67.916%; tC2Q: 0.458, 1.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/instr_jalr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>u_picorv32/n3426_s6/I2</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s6/F</td>
</tr>
<tr>
<td>22.226</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>u_picorv32/n3438_s8/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3438_s8/F</td>
</tr>
<tr>
<td>24.832</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td>u_picorv32/n3446_s0/I2</td>
</tr>
<tr>
<td>25.458</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3446_s0/F</td>
</tr>
<tr>
<td>25.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/instr_jalr_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td>u_picorv32/instr_jalr_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C15[0][B]</td>
<td>u_picorv32/instr_jalr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.526, 30.242%; route: 16.901, 67.916%; tC2Q: 0.458, 1.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/instr_jal_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>u_picorv32/n3426_s6/I2</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s6/F</td>
</tr>
<tr>
<td>22.226</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>u_picorv32/n3438_s8/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3438_s8/F</td>
</tr>
<tr>
<td>24.343</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_picorv32/n3438_s5/I2</td>
</tr>
<tr>
<td>25.442</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3438_s5/F</td>
</tr>
<tr>
<td>25.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td style=" font-weight:bold;">u_picorv32/instr_jal_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_picorv32/instr_jal_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_picorv32/instr_jal_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.999, 32.164%; route: 16.412, 65.993%; tC2Q: 0.458, 1.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_23_s1/I3</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C7[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_23_s1/F</td>
</tr>
<tr>
<td>22.216</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][B]</td>
<td>u_picorv32/decoded_imm_j_c_3_s1/I0</td>
</tr>
<tr>
<td>23.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_3_s1/F</td>
</tr>
<tr>
<td>25.264</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_cpuregs_0_0_s0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.177, 29.067%; route: 17.056, 69.077%; tC2Q: 0.458, 1.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.007</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_15_s0/I2</td>
</tr>
<tr>
<td>20.106</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_15_s0/F</td>
</tr>
<tr>
<td>22.216</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[2][A]</td>
<td>u_picorv32/decoded_imm_j_c_15_s1/I0</td>
</tr>
<tr>
<td>23.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C8[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_15_s1/F</td>
</tr>
<tr>
<td>25.197</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_cpuregs_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.110, 28.873%; route: 17.057, 69.266%; tC2Q: 0.458, 1.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>u_picorv32/n6945_s18/I2</td>
</tr>
<tr>
<td>19.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s18/F</td>
</tr>
<tr>
<td>21.173</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>u_picorv32/n6985_s13/I0</td>
</tr>
<tr>
<td>22.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6985_s13/F</td>
</tr>
<tr>
<td>23.658</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>u_picorv32/n6985_s12/I2</td>
</tr>
<tr>
<td>24.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6985_s12/F</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>u_picorv32/reg_op1_11_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>u_picorv32/reg_op1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.687, 36.018%; route: 14.973, 62.081%; tC2Q: 0.458, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/is_sb_sh_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.007</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>u_picorv32/n3426_s9/I3</td>
</tr>
<tr>
<td>20.106</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C11[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s9/F</td>
</tr>
<tr>
<td>21.401</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>u_picorv32/n3468_s3/I0</td>
</tr>
<tr>
<td>22.500</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3468_s3/F</td>
</tr>
<tr>
<td>23.640</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>u_picorv32/n3472_s3/I2</td>
</tr>
<tr>
<td>24.672</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3472_s3/F</td>
</tr>
<tr>
<td>24.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/is_sb_sh_sw_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>u_picorv32/is_sb_sh_sw_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>u_picorv32/is_sb_sh_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.209, 34.062%; route: 15.433, 64.037%; tC2Q: 0.458, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpu_state.cpu_state_shift_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>19.194</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>u_picorv32/n6940_s22/I0</td>
</tr>
<tr>
<td>20.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6940_s22/F</td>
</tr>
<tr>
<td>22.242</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>u_picorv32/n6937_s25/I3</td>
</tr>
<tr>
<td>22.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6937_s25/F</td>
</tr>
<tr>
<td>23.694</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_picorv32/n6941_s20/I0</td>
</tr>
<tr>
<td>24.516</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6941_s20/F</td>
</tr>
<tr>
<td>24.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/cpu_state.cpu_state_shift_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_picorv32/cpu_state.cpu_state_shift_s4/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_picorv32/cpu_state.cpu_state_shift_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.071, 33.708%; route: 15.415, 64.378%; tC2Q: 0.458, 1.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/is_alu_reg_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>u_picorv32/n3426_s10/I2</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s10/F</td>
</tr>
<tr>
<td>21.402</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>u_picorv32/n3426_s7/I1</td>
</tr>
<tr>
<td>22.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s7/F</td>
</tr>
<tr>
<td>23.248</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>u_picorv32/n3481_s4/I1</td>
</tr>
<tr>
<td>24.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3481_s4/F</td>
</tr>
<tr>
<td>24.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td style=" font-weight:bold;">u_picorv32/is_alu_reg_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>u_picorv32/is_alu_reg_reg_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>u_picorv32/is_alu_reg_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.209, 34.528%; route: 15.108, 63.545%; tC2Q: 0.458, 1.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/is_alu_reg_imm_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>u_picorv32/n3426_s10/I2</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s10/F</td>
</tr>
<tr>
<td>21.402</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>u_picorv32/n3426_s7/I1</td>
</tr>
<tr>
<td>22.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s7/F</td>
</tr>
<tr>
<td>23.248</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>u_picorv32/n3476_s3/I0</td>
</tr>
<tr>
<td>24.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3476_s3/F</td>
</tr>
<tr>
<td>24.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/is_alu_reg_imm_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>u_picorv32/is_alu_reg_imm_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>u_picorv32/is_alu_reg_imm_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.209, 34.528%; route: 15.108, 63.545%; tC2Q: 0.458, 1.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/decoded_imm_j_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_23_s1/I3</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C7[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_23_s1/F</td>
</tr>
<tr>
<td>22.216</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][B]</td>
<td>u_picorv32/decoded_imm_j_c_3_s1/I0</td>
</tr>
<tr>
<td>23.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_3_s1/F</td>
</tr>
<tr>
<td>24.288</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/decoded_imm_j_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>u_picorv32/decoded_imm_j_3_s4/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>u_picorv32/decoded_imm_j_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.177, 30.263%; route: 16.080, 67.805%; tC2Q: 0.458, 1.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/decoded_imm_j_15_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.007</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_15_s0/I2</td>
</tr>
<tr>
<td>20.106</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_15_s0/F</td>
</tr>
<tr>
<td>22.216</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[2][A]</td>
<td>u_picorv32/decoded_imm_j_c_15_s1/I0</td>
</tr>
<tr>
<td>23.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C8[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_15_s1/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/decoded_imm_j_15_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>u_picorv32/decoded_imm_j_15_s4/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>u_picorv32/decoded_imm_j_15_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.110, 30.064%; route: 16.081, 67.998%; tC2Q: 0.458, 1.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>18.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>19.407</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>u_picorv32/n6945_s14/I1</td>
</tr>
<tr>
<td>20.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>23.034</td>
<td>2.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>u_picorv32/n6979_s12/I0</td>
</tr>
<tr>
<td>24.133</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6979_s12/F</td>
</tr>
<tr>
<td>24.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>u_picorv32/reg_op1_14_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>u_picorv32/reg_op1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.506, 36.102%; route: 14.597, 61.953%; tC2Q: 0.458, 1.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/instr_auipc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>u_picorv32/n3426_s10/I2</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s10/F</td>
</tr>
<tr>
<td>21.402</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>u_picorv32/n3426_s7/I1</td>
</tr>
<tr>
<td>22.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s7/F</td>
</tr>
<tr>
<td>23.248</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>u_picorv32/n3431_s4/I0</td>
</tr>
<tr>
<td>24.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3431_s4/F</td>
</tr>
<tr>
<td>24.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td style=" font-weight:bold;">u_picorv32/instr_auipc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>u_picorv32/instr_auipc_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>u_picorv32/instr_auipc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.932, 33.756%; route: 15.108, 64.294%; tC2Q: 0.458, 1.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/instr_lui_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.003</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>u_picorv32/n3426_s10/I2</td>
</tr>
<tr>
<td>20.102</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s10/F</td>
</tr>
<tr>
<td>21.402</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>u_picorv32/n3426_s7/I1</td>
</tr>
<tr>
<td>22.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s7/F</td>
</tr>
<tr>
<td>23.248</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>u_picorv32/n3426_s5/I1</td>
</tr>
<tr>
<td>24.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3426_s5/F</td>
</tr>
<tr>
<td>24.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/instr_lui_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>u_picorv32/instr_lui_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>u_picorv32/instr_lui_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.932, 33.756%; route: 15.108, 64.294%; tC2Q: 0.458, 1.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>u_picorv32/n6945_s18/I2</td>
</tr>
<tr>
<td>19.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s18/F</td>
</tr>
<tr>
<td>21.031</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[3][A]</td>
<td>u_picorv32/n6951_s13/I0</td>
</tr>
<tr>
<td>22.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6951_s13/F</td>
</tr>
<tr>
<td>22.951</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>u_picorv32/n6951_s12/I2</td>
</tr>
<tr>
<td>24.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6951_s12/F</td>
</tr>
<tr>
<td>24.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>u_picorv32/reg_op1_28_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.821, 37.571%; route: 14.199, 60.477%; tC2Q: 0.458, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.622</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>15.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.007</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_18_s0/I2</td>
</tr>
<tr>
<td>20.068</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_rdata_latched_noshuffle_18_s0/F</td>
</tr>
<tr>
<td>20.491</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>u_picorv32/decoded_imm_j_c_18_s1/I0</td>
</tr>
<tr>
<td>21.117</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C18[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_18_s1/F</td>
</tr>
<tr>
<td>24.381</td>
<td>3.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_cpuregs_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_picorv32/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.666, 27.998%; route: 16.685, 70.077%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>18.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>19.407</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>u_picorv32/n6945_s14/I1</td>
</tr>
<tr>
<td>20.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>22.878</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_picorv32/n6981_s12/I0</td>
</tr>
<tr>
<td>23.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6981_s12/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_picorv32/reg_op1_13_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_picorv32/reg_op1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.506, 36.343%; route: 14.440, 61.698%; tC2Q: 0.458, 1.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>18.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>19.407</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>u_picorv32/n6945_s14/I1</td>
</tr>
<tr>
<td>20.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>22.870</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>u_picorv32/n6989_s12/I0</td>
</tr>
<tr>
<td>23.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6989_s12/F</td>
</tr>
<tr>
<td>23.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>u_picorv32/reg_op1_9_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>u_picorv32/reg_op1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.506, 36.356%; route: 14.432, 61.686%; tC2Q: 0.458, 1.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpu_state.cpu_state_ld_rs1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>19.194</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>u_picorv32/n6940_s22/I0</td>
</tr>
<tr>
<td>20.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6940_s22/F</td>
</tr>
<tr>
<td>22.242</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>u_picorv32/n6937_s25/I3</td>
</tr>
<tr>
<td>22.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6937_s25/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>u_picorv32/n6937_s19/I2</td>
</tr>
<tr>
<td>23.911</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6937_s19/F</td>
</tr>
<tr>
<td>23.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/cpu_state.cpu_state_ld_rs1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>u_picorv32/cpu_state.cpu_state_ld_rs1_s4/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>u_picorv32/cpu_state.cpu_state_ld_rs1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.281, 35.482%; route: 14.599, 62.554%; tC2Q: 0.458, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>18.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>19.407</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>u_picorv32/n6945_s14/I1</td>
</tr>
<tr>
<td>20.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>22.874</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>u_picorv32/n6973_s12/I0</td>
</tr>
<tr>
<td>23.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6973_s12/F</td>
</tr>
<tr>
<td>23.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>u_picorv32/reg_op1_17_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>u_picorv32/reg_op1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.439, 36.166%; route: 14.437, 61.870%; tC2Q: 0.458, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>18.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>19.407</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>u_picorv32/n6945_s14/I1</td>
</tr>
<tr>
<td>20.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>22.874</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_picorv32/n6971_s12/I0</td>
</tr>
<tr>
<td>23.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6971_s12/F</td>
</tr>
<tr>
<td>23.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_picorv32/reg_op1_18_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_picorv32/reg_op1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.439, 36.166%; route: 14.437, 61.870%; tC2Q: 0.458, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.482</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>5.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>5.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C23[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C24[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C25[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.143</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>9.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.723</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>12.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_picorv32/n7682_s2/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>16.248</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_picorv32/n3420_s1/I1</td>
</tr>
<tr>
<td>17.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>18.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>19.407</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>u_picorv32/n6945_s14/I1</td>
</tr>
<tr>
<td>20.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>22.855</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>u_picorv32/n6975_s12/I0</td>
</tr>
<tr>
<td>23.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6975_s12/F</td>
</tr>
<tr>
<td>23.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>u_picorv32/reg_op1_16_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>u_picorv32/reg_op1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.439, 36.196%; route: 14.418, 61.838%; tC2Q: 0.458, 1.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_5_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_2_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>u_hdmi/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>u_hdmi/svo_enc/n412_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n412_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_fifo_rdaddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>u_hdmi/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>u_hdmi/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>u_hdmi/svo_enc/n119_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n119_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/n110_s4/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n110_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_hdmi/svo_term/n1183_s5/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n1183_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>u_hdmi/svo_term/n984_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n984_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>u_hdmi/svo_term/n794_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n794_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>u_hdmi/svo_term/n791_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n791_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_11_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_hdmi/svo_term/n783_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n783_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_hdmi/svo_term/n817_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n817_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>u_hdmi/svo_term/n815_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n815_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/vcursor_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/vcursor_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>u_hdmi/svo_tcard/vcursor_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/vcursor_5_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>u_hdmi/svo_tcard/n1632_s8/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1632_s8/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/vcursor_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>u_hdmi/svo_tcard/vcursor_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>u_hdmi/svo_tcard/vcursor_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/n565_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_UART/u_simpleuart/n565_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/n344_s5/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_UART/u_simpleuart/n344_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/recv_divcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n560_s29/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n560_s29/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_tag_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n564_s22/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n564_s22/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n563_s22/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n563_s22/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C23[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n562_s22/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n562_s22/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n561_s22/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n561_s22/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n552_s33/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n552_s33/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/din_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/wait_for_fifos_1_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>u_hdmi/svo_enc/n408_s6/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n408_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/wait_for_fifos_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/vcursor_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/vcursor_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_4_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_4_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_hdmi/svo_enc/n89_s7/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n89_s7/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_4_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/vcursor_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/vcursor_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_9_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_hdmi/svo_enc/n84_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n84_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_hdmi/svo_enc/vcursor_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[2][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.765</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C38[2][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.055%; route: 4.109, 79.119%; tC2Q: 0.458, 8.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>5.755</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.078%; route: 4.099, 79.080%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.867</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.480%; route: 2.635, 78.581%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_hdmi/clk_pixel_resetn_s0/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/clk_pixel_resetn_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.459%; route: 2.642, 78.620%; tC2Q: 0.333, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1502</td>
<td>clk_p</td>
<td>0.653</td>
<td>0.257</td>
</tr>
<tr>
<td>429</td>
<td>n6_7</td>
<td>35.421</td>
<td>2.633</td>
</tr>
<tr>
<td>157</td>
<td>clk_pixel_resetn</td>
<td>29.019</td>
<td>3.108</td>
</tr>
<tr>
<td>94</td>
<td>uart_addr[2]</td>
<td>13.142</td>
<td>5.713</td>
</tr>
<tr>
<td>92</td>
<td>latched_branch</td>
<td>22.284</td>
<td>4.569</td>
</tr>
<tr>
<td>92</td>
<td>p4_y[0]</td>
<td>24.574</td>
<td>2.666</td>
</tr>
<tr>
<td>91</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>26.021</td>
<td>4.400</td>
</tr>
<tr>
<td>90</td>
<td>cpu_state.cpu_state_fetch</td>
<td>30.227</td>
<td>4.260</td>
</tr>
<tr>
<td>90</td>
<td>p4_y[1]</td>
<td>24.397</td>
<td>3.310</td>
</tr>
<tr>
<td>86</td>
<td>p4_y[2]</td>
<td>24.012</td>
<td>2.955</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C15</td>
<td>90.28%</td>
</tr>
<tr>
<td>R15C4</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C8</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C12</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C9</td>
<td>86.11%</td>
</tr>
<tr>
<td>R3C36</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R25C16</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
