[ActiveSupport MAP]
Device = LFE2-35E;
Package = FPBGA672;
Speed = 5;
LUTS_avail = 32256;
LUTS_used = 668;
FF_avail = 24642;
FF_used = 603;
INPUT_LVCMOS25 = 3;
OUTPUT_LVCMOS25 = 56;
IO_avail = 450;
IO_used = 59;
PLL_avail = 2;
PLL_used = 0;
EBR_avail = 18;
EBR_used = 8;
;
; start of DSP statistics
MULT36X36B = 0;
MULT18X18B = 0;
MULT18X18MACB = 0;
MULT18X18ADDSUBB = 0;
MULT18X18ADDSUBSUMB = 0;
MULT9X9B = 0;
MULT9X9ADDSUBB = 0;
MULT9X9ADDSUBSUMB = 0;
DSP_avail = 64;
DSP_used = 0;
; end of DSP statistics
;
; Begin EBR Section
Instance_Name = typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/pmi_ram_dpEbnonesadr114101024114101024_0_6_0;
Type = DP16KB;
Width_B = 6;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr114101024114101024__PMIP__1024__114__114B;
Instance_Name = typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/pmi_ram_dpEbnonesadr114101024114101024_0_0_6;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr114101024114101024__PMIP__1024__114__114B;
Instance_Name = typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/pmi_ram_dpEbnonesadr114101024114101024_0_1_5;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr114101024114101024__PMIP__1024__114__114B;
Instance_Name = typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/pmi_ram_dpEbnonesadr114101024114101024_0_2_4;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr114101024114101024__PMIP__1024__114__114B;
Instance_Name = typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/pmi_ram_dpEbnonesadr114101024114101024_0_3_3;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr114101024114101024__PMIP__1024__114__114B;
Instance_Name = typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/pmi_ram_dpEbnonesadr114101024114101024_0_4_2;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr114101024114101024__PMIP__1024__114__114B;
Instance_Name = typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/pmi_ram_dpEbnonesadr114101024114101024_0_5_1;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr114101024114101024__PMIP__1024__114__114B;
Instance_Name = typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_genblk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0;
Type = DP16KB;
Width_B = 4;
Depth_A = 4;
Depth_B = 4;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr424424__PMIP__4__4__4B;
; End EBR Section
