Analysis & Synthesis report for cs305_project
Mon May 27 18:03:26 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cs305_project|state_machine:R1|state
 11. State Machine - |cs305_project|MOUSE:M1|mouse_state
 12. User-Specified and Inferred Latches
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated
 21. Source assignments for start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 22. Source assignments for start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 23. Source assignments for start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 24. Source assignments for start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 25. Source assignments for start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 26. Source assignments for start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 27. Source assignments for start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 28. Source assignments for start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 29. Source assignments for start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 30. Source assignments for start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 31. Source assignments for start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 32. Source assignments for start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 33. Source assignments for start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 34. Source assignments for start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 35. Source assignments for start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 36. Source assignments for start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 37. Source assignments for start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 38. Source assignments for start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 39. Source assignments for start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 40. Source assignments for start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 41. Source assignments for start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 42. Source assignments for start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 43. Source assignments for endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 44. Source assignments for endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 45. Source assignments for endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 46. Source assignments for endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 47. Source assignments for endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 48. Source assignments for endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 49. Source assignments for endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 50. Source assignments for endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 51. Source assignments for endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 52. Source assignments for endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 53. Source assignments for endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 54. Source assignments for endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 55. Source assignments for endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 56. Source assignments for endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 57. Source assignments for endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 58. Source assignments for endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 59. Source assignments for endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 60. Source assignments for endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 61. Source assignments for endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 62. Source assignments for endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 63. Source assignments for endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 64. Source assignments for endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 65. Source assignments for endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 66. Source assignments for endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 67. Source assignments for endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 68. Source assignments for endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 69. Source assignments for pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 70. Source assignments for pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 71. Source assignments for pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 72. Source assignments for pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 73. Source assignments for pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 74. Source assignments for life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 75. Source assignments for endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0|altsyncram_dgr1:auto_generated
 76. Parameter Settings for User Entity Instance: cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i
 77. Parameter Settings for User Entity Instance: bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
112. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
113. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
115. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
116. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
117. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
118. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
119. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
120. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
121. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
122. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
124. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
128. Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
132. Parameter Settings for Inferred Entity Instance: endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0
133. altsyncram Parameter Settings by Entity Instance
134. Port Connectivity Checks: "life:lc|SPRITE_PRINTER:sprite_design"
135. Port Connectivity Checks: "life:lc"
136. Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:first_counter"
137. Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter"
138. Port Connectivity Checks: "Two_Digit_Counter:seg"
139. Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:e"
140. Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:s"
141. Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:u"
142. Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:a"
143. Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:p"
144. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:hf_text"
145. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ht_text"
146. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:E12"
147. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:R11"
148. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:O11"
149. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:C11"
150. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:S11"
151. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:hh1"
152. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:gg"
153. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ii"
154. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:hh"
155. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:one_text"
156. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ten_text"
157. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:E2"
158. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:R1"
159. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:O1"
160. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:C1"
161. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:S1"
162. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:r"
163. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e1"
164. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:v"
165. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:o"
166. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e"
167. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:m"
168. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:a"
169. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:g"
170. Port Connectivity Checks: "endgame:o1|ram:highscore_ram"
171. Port Connectivity Checks: "endgame:o1"
172. Port Connectivity Checks: "pipes:d1"
173. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_l"
174. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_a"
175. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_i"
176. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_r"
177. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_o"
178. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_t1"
179. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_u"
180. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_t"
181. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_y"
182. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_a"
183. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_l"
184. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_p"
185. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_d"
186. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_r"
187. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_i"
188. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_b"
189. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_y"
190. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p1"
191. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p"
192. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_a"
193. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_l"
194. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_f"
195. Port Connectivity Checks: "start:P1"
196. Port Connectivity Checks: "MOUSE:M1"
197. Port Connectivity Checks: "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird"
198. Port Connectivity Checks: "cs305_pll:C1"
199. Post-Synthesis Netlist Statistics for Top Partition
200. Elapsed Time Per Partition
201. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 27 18:03:26 2024           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; cs305_project                                   ;
; Top-level Entity Name           ; cs305_project                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 225                                             ;
; Total pins                      ; 13                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 7,760                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; cs305_project      ; cs305_project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library   ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+-----------+
; coll_detect.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/coll_detect.vhd                         ;           ;
; life.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/life.vhd                                ;           ;
; ram.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/ram.vhd                                 ;           ;
; speed_control.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/speed_control.vhd                       ;           ;
; Two_Digit_Counter.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd                   ;           ;
; Four_bit_Counter.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/Four_bit_Counter.vhd                    ;           ;
; TCGROM.MIF                              ; yes             ; User Memory Initialization File                       ; C:/Users/iros084/Documents/GitHub/305-project/TCGROM.MIF                              ;           ;
; vga_sync.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/vga_sync.vhd                            ;           ;
; state_machine.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd                       ;           ;
; start.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/start.vhd                               ;           ;
; sprite_printer.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd                      ;           ;
; rand_gen.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/rand_gen.vhd                            ;           ;
; pipes.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd                               ;           ;
; mouse.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd                               ;           ;
; endgame.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd                             ;           ;
; cs305_project.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd                       ;           ;
; char_rom.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd                            ;           ;
; bouncy_ball.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd                         ;           ;
; cs305_pll.vhd                           ; yes             ; User Wizard-Generated File                            ; C:/Users/iros084/Documents/GitHub/305-project/cs305_pll.vhd                           ; cs305_pll ;
; cs305_pll/cs305_pll_0002.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v              ; cs305_pll ;
; ball_sprite_printer.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd                 ;           ;
; pausegame.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd                           ;           ;
; ball_sprite.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/iros084/Documents/GitHub/305-project/ball_sprite.vhd                         ;           ;
; altera_pll.v                            ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                        ;           ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;           ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;           ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;           ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;           ;
; aglobal181.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;           ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;           ;
; altrom.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                          ;           ;
; altram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                          ;           ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;           ;
; db/altsyncram_5bg1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf                  ;           ;
; birdflap.mif                            ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/iros084/Documents/GitHub/305-project/birdflap.mif                            ;           ;
; db/altsyncram_d5g1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf                  ;           ;
; db/altsyncram_dgr1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_dgr1.tdf                  ;           ;
; db/cs305_project.ram0_ram_1d0cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/iros084/Documents/GitHub/305-project/db/cs305_project.ram0_ram_1d0cf.hdl.mif ;           ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 569                                                                               ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 913                                                                               ;
;     -- 7 input functions                    ; 94                                                                                ;
;     -- 6 input functions                    ; 104                                                                               ;
;     -- 5 input functions                    ; 95                                                                                ;
;     -- 4 input functions                    ; 131                                                                               ;
;     -- <=3 input functions                  ; 489                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 225                                                                               ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 13                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 7760                                                                              ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 579                                                                               ;
; Total fan-out                               ; 6071                                                                              ;
; Average fan-out                             ; 3.78                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |cs305_project                                  ; 913 (5)             ; 225 (1)                   ; 7760              ; 0          ; 13   ; 0            ; |cs305_project                                                                                                                         ; cs305_project     ; work         ;
;    |MOUSE:M1|                                   ; 50 (50)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|MOUSE:M1                                                                                                                ; MOUSE             ; work         ;
;    |Two_Digit_Counter:seg|                      ; 17 (5)              ; 14 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|Two_Digit_Counter:seg                                                                                                   ; Two_Digit_Counter ; work         ;
;       |Four_bit_Counter:first_counter|          ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|Two_Digit_Counter:seg|Four_bit_Counter:first_counter                                                                    ; Four_bit_Counter  ; work         ;
;       |Four_bit_Counter:tenth_counter|          ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter                                                                    ; Four_bit_Counter  ; work         ;
;    |bouncy_ball:B1|                             ; 115 (115)           ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|bouncy_ball:B1                                                                                                          ; bouncy_ball       ; work         ;
;    |coll_detect:cc2|                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|coll_detect:cc2                                                                                                         ; coll_detect       ; work         ;
;    |cs305_pll:C1|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|cs305_pll:C1                                                                                                            ; cs305_pll         ; cs305_pll    ;
;       |cs305_pll_0002:cs305_pll_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|cs305_pll:C1|cs305_pll_0002:cs305_pll_inst                                                                              ; cs305_pll_0002    ; cs305_pll    ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i                                                      ; altera_pll        ; work         ;
;    |endgame:o1|                                 ; 213 (4)             ; 17 (17)                   ; 5520              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1                                                                                                              ; endgame           ; work         ;
;       |SPRITE_PRINTER:C11|                      ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C11                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:C1|                       ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:E12|                      ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E12                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:E2|                       ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:O11|                      ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O11                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:O1|                       ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:R11|                      ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R11                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:R1|                       ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:S11|                      ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S11                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:S1|                       ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:a|                        ; 3 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a                                                                                             ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 3 (3)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM                                                                         ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated          ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:e1|                       ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:e|                        ; 5 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e                                                                                             ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 5 (5)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM                                                                         ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated          ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:gg|                       ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:gg                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:g|                        ; 3 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g                                                                                             ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 3 (3)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM                                                                         ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated          ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:hf_text|                  ; 9 (7)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hf_text                                                                                       ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM                                                                   ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:hh1|                      ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh1                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:hh|                       ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:ht_text|                  ; 9 (7)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ht_text                                                                                       ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM                                                                   ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:ii|                       ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ii                                                                                            ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM                                                                        ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated         ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:m|                        ; 1 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m                                                                                             ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM                                                                         ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated          ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:one_text|                 ; 8 (6)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text                                                                                      ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM                                                                  ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated   ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:o|                        ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o                                                                                             ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM                                                                         ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated          ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:r|                        ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r                                                                                             ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM                                                                         ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated          ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:ten_text|                 ; 11 (9)              ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text                                                                                      ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM                                                                  ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated   ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:v|                        ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v                                                                                             ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM                                                                         ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated          ; altsyncram_d5g1   ; work         ;
;       |ram:highscore_ram|                       ; 0 (0)               ; 0 (0)                     ; 16                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|ram:highscore_ram                                                                                            ; ram               ; work         ;
;          |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 16                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0                                                                       ; altsyncram        ; work         ;
;             |altsyncram_dgr1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0|altsyncram_dgr1:auto_generated                                        ; altsyncram_dgr1   ; work         ;
;    |life:lc|                                    ; 17 (5)              ; 3 (3)                     ; 512               ; 0          ; 0    ; 0            ; |cs305_project|life:lc                                                                                                                 ; life              ; work         ;
;       |SPRITE_PRINTER:sprite_design|            ; 12 (10)             ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cs305_project|life:lc|SPRITE_PRINTER:sprite_design                                                                                    ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cs305_project|life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM                                                                ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cs305_project|life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cs305_project|life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ; altsyncram_d5g1   ; work         ;
;    |pausegame:ps1|                              ; 76 (0)              ; 0 (0)                     ; 320               ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1                                                                                                           ; pausegame         ; work         ;
;       |SPRITE_PRINTER:a|                        ; 15 (13)             ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:a                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:e|                        ; 15 (13)             ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:e                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:p|                        ; 15 (13)             ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:p                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:s|                        ; 15 (13)             ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:s                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:u|                        ; 16 (14)             ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:u                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;    |pipes:d1|                                   ; 106 (106)           ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|pipes:d1                                                                                                                ; pipes             ; work         ;
;    |rand_gen:Rn1|                               ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|rand_gen:Rn1                                                                                                            ; rand_gen          ; work         ;
;    |speed_control:sc|                           ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|speed_control:sc                                                                                                        ; speed_control     ; work         ;
;    |start:P1|                                   ; 206 (0)             ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |cs305_project|start:P1                                                                                                                ; start             ; work         ;
;       |SPRITE_PRINTER:play_a|                   ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_a                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:play_l|                   ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_l                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:play_p|                   ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_p                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:play_y|                   ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_y                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_a|                  ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_b|                  ; 9 (8)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_d|                  ; 8 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_f|                  ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_i|                  ; 8 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_l|                  ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_p1|                 ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1                                                                                        ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM                                                                    ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                    ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated     ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_p|                  ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_r|                  ; 7 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:title_y|                  ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y                                                                                         ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM                                                                     ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                     ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated      ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_a|                    ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_a                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_i|                    ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_i                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_l|                    ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_l                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_o|                    ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_o                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_r|                    ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_r                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_t1|                   ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t1                                                                                          ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM                                                                      ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_t|                    ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;       |SPRITE_PRINTER:tut_u|                    ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_u                                                                                           ; SPRITE_PRINTER    ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM                                                                       ; char_rom          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1   ; work         ;
;    |state_machine:R1|                           ; 39 (39)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|state_machine:R1                                                                                                        ; state_machine     ; work         ;
;    |vga_sync:V1|                                ; 47 (47)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|vga_sync:V1                                                                                                             ; vga_sync          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; Name                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                     ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0|altsyncram_dgr1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; db/cs305_project.ram0_ram_1d0cf.hdl.mif ;
; life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
; start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif                              ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |cs305_project|cs305_pll:C1 ; cs305_pll.vhd   ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cs305_project|state_machine:R1|state                                                                                                                        ;
+-----------------+-----------------+---------------+---------------+---------------+---------------+----------------+--------------+--------------+--------------+------------+
; Name            ; state.game_over ; state.pause_t ; state.pause_3 ; state.pause_2 ; state.pause_1 ; state.training ; state.game_3 ; state.game_2 ; state.game_1 ; state.menu ;
+-----------------+-----------------+---------------+---------------+---------------+---------------+----------------+--------------+--------------+--------------+------------+
; state.menu      ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 0          ;
; state.game_1    ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 1            ; 1          ;
; state.game_2    ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 1            ; 0            ; 1          ;
; state.game_3    ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 1            ; 0            ; 0            ; 1          ;
; state.training  ; 0               ; 0             ; 0             ; 0             ; 0             ; 1              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_1   ; 0               ; 0             ; 0             ; 0             ; 1             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_2   ; 0               ; 0             ; 0             ; 1             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_3   ; 0               ; 0             ; 1             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_t   ; 0               ; 1             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.game_over ; 1               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
+-----------------+-----------------+---------------+---------------+---------------+---------------+----------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cs305_project|MOUSE:M1|mouse_state                                                                                                                                                     ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; pausegame:ps1|SPRITE_PRINTER:p|s_font_col[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:p|s_font_col[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:a|s_font_col[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:a|s_font_col[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:u|s_font_col[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:u|s_font_col[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:s|s_font_col[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:s|s_font_col[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:e|s_font_col[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:e|s_font_col[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; ball_reset                                          ; GND                              ; yes                    ;
; state_machine:R1|pause_out                          ; state_machine:R1|state.game_over ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:p|s_font_row[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:p|s_font_row[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:p|s_font_row[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:p|s_font_col[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:a|s_font_row[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:a|s_font_row[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:a|s_font_row[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:a|s_font_col[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:u|s_font_row[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:u|s_font_row[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:u|s_font_row[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:u|s_font_col[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:s|s_font_row[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:s|s_font_row[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:s|s_font_row[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:s|s_font_col[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:e|s_font_row[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:e|s_font_row[1]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:e|s_font_row[2]        ; state_machine:R1|WideOr1         ; yes                    ;
; pausegame:ps1|SPRITE_PRINTER:e|s_font_col[0]        ; state_machine:R1|WideOr1         ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; bouncy_ball:B1|enable_out~0                            ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+-------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                        ;
+-------------------------------------------------------------+---------------------------------------------------------------------------+
; speed_control:sc|speed1[7,8]                                ; Stuck at GND due to stuck port data_in                                    ;
; endgame:o1|h_first[4,5]                                     ; Stuck at VCC due to stuck port data_in                                    ;
; endgame:o1|h_tenth[4,5]                                     ; Stuck at VCC due to stuck port data_in                                    ;
; MOUSE:M1|CHAROUT[4..7]                                      ; Stuck at VCC due to stuck port data_in                                    ;
; MOUSE:M1|CHAROUT[3]                                         ; Stuck at GND due to stuck port data_in                                    ;
; MOUSE:M1|CHAROUT[2]                                         ; Stuck at VCC due to stuck port data_in                                    ;
; MOUSE:M1|CHAROUT[0,1]                                       ; Stuck at GND due to stuck port data_in                                    ;
; MOUSE:M1|SHIFTOUT[10]                                       ; Stuck at VCC due to stuck port data_in                                    ;
; rand_gen:Rn1|t_psudo[8]                                     ; Lost fanout                                                               ;
; speed_control:sc|speed1[3,5]                                ; Merged with speed_control:sc|speed1[0]                                    ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[0] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[0] ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[1] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[1] ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[2] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[2] ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[3] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[3] ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[0] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[0] ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[1] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[1] ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[2] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[2] ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[3] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[3] ;
; pipes:d1|pipe_h[8]                                          ; Stuck at GND due to stuck port data_in                                    ;
; vga_sync:V1|pixel_row[9]                                    ; Stuck at GND due to stuck port data_in                                    ;
; state_machine:R1|state.game_2                               ; Lost fanout                                                               ;
; state_machine:R1|state.game_3                               ; Lost fanout                                                               ;
; state_machine:R1|state.pause_2                              ; Lost fanout                                                               ;
; state_machine:R1|state.pause_3                              ; Lost fanout                                                               ;
; speed_control:sc|speed1[6]                                  ; Merged with speed_control:sc|speed1[4]                                    ;
; rand_gen:Rn1|s1[8]                                          ; Lost fanout                                                               ;
; life:lc|life_counter[3]                                     ; Stuck at GND due to stuck port data_in                                    ;
; Total Number of Removed Registers = 35                      ;                                                                           ;
+-------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; speed_control:sc|speed1[8] ; Stuck at GND              ; pipes:d1|pipe_h[8]                     ;
;                            ; due to stuck port data_in ;                                        ;
; rand_gen:Rn1|t_psudo[8]    ; Lost Fanouts              ; rand_gen:Rn1|s1[8]                     ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 225   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 114   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; button_pause                            ; 6       ;
; life:lc|life_counter[0]                 ; 6       ;
; life:lc|life_counter[1]                 ; 6       ;
; speed_control:sc|speed1[2]              ; 1       ;
; MOUSE:M1|send_char                      ; 3       ;
; MOUSE:M1|SHIFTOUT[3]                    ; 1       ;
; MOUSE:M1|SHIFTOUT[5]                    ; 1       ;
; MOUSE:M1|SHIFTOUT[6]                    ; 1       ;
; MOUSE:M1|SHIFTOUT[7]                    ; 1       ;
; MOUSE:M1|SHIFTOUT[8]                    ; 1       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+-----------------------------------------+----------------------------------------+------+
; Register Name                           ; Megafunction                           ; Type ;
+-----------------------------------------+----------------------------------------+------+
; endgame:o1|ram:highscore_ram|dout[0..7] ; endgame:o1|ram:highscore_ram|ram_rtl_0 ; RAM  ;
+-----------------------------------------+----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cs305_project|life:lc|life_counter[2]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cs305_project|vga_sync:V1|v_count[5]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cs305_project|Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cs305_project|Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cs305_project|pipes:d1|pipe_x[9]                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cs305_project|pipes:d1|pipe_x[0]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cs305_project|pipes:d1|pipe_h[7]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cs305_project|pipes:d1|pipe_h[1]                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |cs305_project|bouncy_ball:B1|ball_y_pos[2]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cs305_project|life:lc|life_counter[1]                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|s_font_col                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|s_font_row                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|s_font_row                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|s_font_row                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|s_font_row                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|s_font_col                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:tut_t|s_font_row                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:tut_u|s_font_row                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:tut_a|s_font_col                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:tut_l|s_font_row                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:R11|s_font_row                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:E12|s_font_col                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:ht_text|s_font_row                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:hf_text|s_font_row                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|life:lc|SPRITE_PRINTER:sprite_design|s_font_col               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:p|s_font_col                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:a|s_font_row                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:u|s_font_col                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:s|s_font_row                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|pausegame:ps1|SPRITE_PRINTER:e|s_font_row                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|Mux0      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|Mux0      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|Mux0      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|Mux0      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cs305_project|state_machine:R1|Selector1                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0|altsyncram_dgr1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; birdflap.mif         ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5bg1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------+---------------------+
; Parameter Name                     ; Value                                   ; Type                ;
+------------------------------------+-----------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped             ;
; WIDTH_A                            ; 8                                       ; Untyped             ;
; WIDTHAD_A                          ; 4                                       ; Untyped             ;
; NUMWORDS_A                         ; 16                                      ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WIDTH_B                            ; 8                                       ; Untyped             ;
; WIDTHAD_B                          ; 4                                       ; Untyped             ;
; NUMWORDS_B                         ; 16                                      ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped             ;
; BYTE_SIZE                          ; 8                                       ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; INIT_FILE                          ; db/cs305_project.ram0_ram_1d0cf.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_dgr1                         ; Untyped             ;
+------------------------------------+-----------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 56                                                                                             ;
; Entity Instance                           ; bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "life:lc|SPRITE_PRINTER:sprite_design" ;
+------------------+-------+----------+----------------------------+
; Port             ; Type  ; Severity ; Details                    ;
+------------------+-------+----------+----------------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND               ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND               ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND               ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC               ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC               ;
; a_col[4..2]      ; Input ; Info     ; Stuck at VCC               ;
; a_col[8..5]      ; Input ; Info     ; Stuck at GND               ;
; a_col[1..0]      ; Input ; Info     ; Stuck at GND               ;
; a_col[9]         ; Input ; Info     ; Stuck at VCC               ;
; s_red            ; Input ; Info     ; Stuck at GND               ;
; s_green          ; Input ; Info     ; Stuck at VCC               ;
; s_blue           ; Input ; Info     ; Stuck at VCC               ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC               ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND               ;
; address[5..4]    ; Input ; Info     ; Stuck at VCC               ;
; enable           ; Input ; Info     ; Stuck at VCC               ;
+------------------+-------+----------+----------------------------+


+----------------------------------------+
; Port Connectivity Checks: "life:lc"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; dir  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:first_counter" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; dir  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; dir  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Two_Digit_Counter:seg"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; display1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:e" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC         ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND         ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[8..0]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[9]         ; Input ; Info     ; Stuck at GND         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND         ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC         ;
; address[5..3]    ; Input ; Info     ; Stuck at GND         ;
; address[2]       ; Input ; Info     ; Stuck at VCC         ;
; address[1]       ; Input ; Info     ; Stuck at GND         ;
; address[0]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:s" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC         ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND         ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[4..0]      ; Input ; Info     ; Stuck at GND         ;
; a_col[9]         ; Input ; Info     ; Stuck at GND         ;
; a_col[6]         ; Input ; Info     ; Stuck at GND         ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND         ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC         ;
; address[1..0]    ; Input ; Info     ; Stuck at VCC         ;
; address[3..2]    ; Input ; Info     ; Stuck at GND         ;
; address[5]       ; Input ; Info     ; Stuck at GND         ;
; address[4]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:u" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC         ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND         ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[5..0]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[7..6]      ; Input ; Info     ; Stuck at GND         ;
; a_col[9]         ; Input ; Info     ; Stuck at GND         ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND         ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC         ;
; address[5]       ; Input ; Info     ; Stuck at GND         ;
; address[4]       ; Input ; Info     ; Stuck at VCC         ;
; address[3]       ; Input ; Info     ; Stuck at GND         ;
; address[2]       ; Input ; Info     ; Stuck at VCC         ;
; address[1]       ; Input ; Info     ; Stuck at GND         ;
; address[0]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:a" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC         ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND         ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[7..5]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_col[4..0]      ; Input ; Info     ; Stuck at GND         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND         ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC         ;
; address[5..1]    ; Input ; Info     ; Stuck at GND         ;
; address[0]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "pausegame:ps1|SPRITE_PRINTER:p" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC         ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND         ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_col[6..0]      ; Input ; Info     ; Stuck at GND         ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND         ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC         ;
; address[3..0]    ; Input ; Info     ; Stuck at GND         ;
; address[5]       ; Input ; Info     ; Stuck at GND         ;
; address[4]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:hf_text" ;
+------------------+-------+----------+-------------------------+
; Port             ; Type  ; Severity ; Details                 ;
+------------------+-------+----------+-------------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC            ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND            ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND            ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND            ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC            ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND            ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND            ;
; a_col[9]         ; Input ; Info     ; Stuck at GND            ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC            ;
; a_col[7]         ; Input ; Info     ; Stuck at GND            ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC            ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC            ;
; s_red            ; Input ; Info     ; Stuck at VCC            ;
; s_green          ; Input ; Info     ; Stuck at VCC            ;
; s_blue           ; Input ; Info     ; Stuck at VCC            ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC            ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND            ;
+------------------+-------+----------+-------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ht_text" ;
+------------------+-------+----------+-------------------------+
; Port             ; Type  ; Severity ; Details                 ;
+------------------+-------+----------+-------------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC            ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND            ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND            ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND            ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC            ;
; a_col[7..6]      ; Input ; Info     ; Stuck at GND            ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND            ;
; a_col[9]         ; Input ; Info     ; Stuck at GND            ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC            ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC            ;
; a_col[4]         ; Input ; Info     ; Stuck at GND            ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC            ;
; s_red            ; Input ; Info     ; Stuck at VCC            ;
; s_green          ; Input ; Info     ; Stuck at VCC            ;
; s_blue           ; Input ; Info     ; Stuck at VCC            ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC            ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND            ;
+------------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:E12" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND        ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND        ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[7..4]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[9]         ; Input ; Info     ; Stuck at GND        ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[5..3]    ; Input ; Info     ; Stuck at GND        ;
; address[2]       ; Input ; Info     ; Stuck at VCC        ;
; address[1]       ; Input ; Info     ; Stuck at GND        ;
; address[0]       ; Input ; Info     ; Stuck at VCC        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:R11" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND        ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND        ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[7..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[4]         ; Input ; Info     ; Stuck at GND        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[3..2]    ; Input ; Info     ; Stuck at GND        ;
; address[5]       ; Input ; Info     ; Stuck at GND        ;
; address[4]       ; Input ; Info     ; Stuck at VCC        ;
; address[1]       ; Input ; Info     ; Stuck at VCC        ;
; address[0]       ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:O11" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND        ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND        ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[7..6]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND        ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[3..0]    ; Input ; Info     ; Stuck at VCC        ;
; address[5..4]    ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:C11" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND        ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND        ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[6]         ; Input ; Info     ; Stuck at GND        ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[4]         ; Input ; Info     ; Stuck at GND        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[1..0]    ; Input ; Info     ; Stuck at VCC        ;
; address[5..2]    ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:S11" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND        ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND        ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND        ;
; a_col[6..4]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[1..0]    ; Input ; Info     ; Stuck at VCC        ;
; address[3..2]    ; Input ; Info     ; Stuck at GND        ;
; address[5]       ; Input ; Info     ; Stuck at GND        ;
; address[4]       ; Input ; Info     ; Stuck at VCC        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:hh1" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND        ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND        ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[9..7]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[4]         ; Input ; Info     ; Stuck at GND        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[5..4]    ; Input ; Info     ; Stuck at GND        ;
; address[2..0]    ; Input ; Info     ; Stuck at GND        ;
; address[3]       ; Input ; Info     ; Stuck at VCC        ;
+------------------+-------+----------+---------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:gg" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC       ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[2..0]    ; Input ; Info     ; Stuck at VCC       ;
; address[5..3]    ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ii" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC       ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..6]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[4]         ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[5..4]    ; Input ; Info     ; Stuck at GND       ;
; address[2..1]    ; Input ; Info     ; Stuck at GND       ;
; address[3]       ; Input ; Info     ; Stuck at VCC       ;
; address[0]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:hh" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[6..5]      ; Input ; Info     ; Stuck at VCC       ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[4..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[5..4]    ; Input ; Info     ; Stuck at GND       ;
; address[2..0]    ; Input ; Info     ; Stuck at GND       ;
; address[3]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:one_text" ;
+------------------+-------+----------+--------------------------+
; Port             ; Type  ; Severity ; Details                  ;
+------------------+-------+----------+--------------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND             ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND             ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND             ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC             ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC             ;
; a_col[7..6]      ; Input ; Info     ; Stuck at VCC             ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND             ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND             ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND             ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC             ;
; s_red            ; Input ; Info     ; Stuck at VCC             ;
; s_green          ; Input ; Info     ; Stuck at VCC             ;
; s_blue           ; Input ; Info     ; Stuck at VCC             ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC             ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND             ;
; address[5..4]    ; Input ; Info     ; Stuck at VCC             ;
+------------------+-------+----------+--------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ten_text" ;
+------------------+-------+----------+--------------------------+
; Port             ; Type  ; Severity ; Details                  ;
+------------------+-------+----------+--------------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND             ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND             ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND             ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC             ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC             ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND             ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND             ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC             ;
; a_col[6]         ; Input ; Info     ; Stuck at GND             ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC             ;
; a_col[4]         ; Input ; Info     ; Stuck at GND             ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC             ;
; s_red            ; Input ; Info     ; Stuck at VCC             ;
; s_green          ; Input ; Info     ; Stuck at VCC             ;
; s_blue           ; Input ; Info     ; Stuck at VCC             ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC             ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND             ;
; address[5..4]    ; Input ; Info     ; Stuck at VCC             ;
+------------------+-------+----------+--------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:E2" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND       ;
; a_col[6..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[5..3]    ; Input ; Info     ; Stuck at GND       ;
; address[2]       ; Input ; Info     ; Stuck at VCC       ;
; address[1]       ; Input ; Info     ; Stuck at GND       ;
; address[0]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:R1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[6..5]      ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[4]         ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[3..2]    ; Input ; Info     ; Stuck at GND       ;
; address[5]       ; Input ; Info     ; Stuck at GND       ;
; address[4]       ; Input ; Info     ; Stuck at VCC       ;
; address[1]       ; Input ; Info     ; Stuck at VCC       ;
; address[0]       ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:O1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[3..0]    ; Input ; Info     ; Stuck at VCC       ;
; address[5..4]    ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:C1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..6]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[4]         ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[1..0]    ; Input ; Info     ; Stuck at VCC       ;
; address[5..2]    ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:S1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[1..0]    ; Input ; Info     ; Stuck at VCC       ;
; address[3..2]    ; Input ; Info     ; Stuck at GND       ;
; address[5]       ; Input ; Info     ; Stuck at GND       ;
; address[4]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:r" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[9]         ; Input ; Info     ; Stuck at GND      ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[9]         ; Input ; Info     ; Stuck at GND      ;
; a_col[6]         ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[3..2]    ; Input ; Info     ; Stuck at GND      ;
; address[5]       ; Input ; Info     ; Stuck at GND      ;
; address[4]       ; Input ; Info     ; Stuck at VCC      ;
; address[1]       ; Input ; Info     ; Stuck at VCC      ;
; address[0]       ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND       ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[9]         ; Input ; Info     ; Stuck at GND       ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC       ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[9]         ; Input ; Info     ; Stuck at GND       ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[7]         ; Input ; Info     ; Stuck at GND       ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND       ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC       ;
; address[5..3]    ; Input ; Info     ; Stuck at GND       ;
; address[2]       ; Input ; Info     ; Stuck at VCC       ;
; address[1]       ; Input ; Info     ; Stuck at GND       ;
; address[0]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:v" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[9]         ; Input ; Info     ; Stuck at GND      ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[2..1]    ; Input ; Info     ; Stuck at VCC      ;
; address[5]       ; Input ; Info     ; Stuck at GND      ;
; address[4]       ; Input ; Info     ; Stuck at VCC      ;
; address[3]       ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:o" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[9]         ; Input ; Info     ; Stuck at GND      ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[3..0]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..4]    ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[9]         ; Input ; Info     ; Stuck at GND      ;
; a_col[6]         ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..3]    ; Input ; Info     ; Stuck at GND      ;
; address[2]       ; Input ; Info     ; Stuck at VCC      ;
; address[1]       ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at VCC      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:m" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_col[9]         ; Input ; Info     ; Stuck at GND      ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[7]         ; Input ; Info     ; Stuck at GND      ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[3..2]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..4]    ; Input ; Info     ; Stuck at GND      ;
; address[1]       ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at VCC      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:a" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..1]    ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at VCC      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:g" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[2..0]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..3]    ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|ram:highscore_ram" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; addr ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "endgame:o1"   ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipes:d1"                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; pipe_height[9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; coin_height[9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; init[2..1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init[4..3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; init[10]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; init[9]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init[8]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; init[7]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init[6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; init[5]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; coin_s         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_l" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[9]         ; Input ; Info     ; Stuck at GND        ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[5..3]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[9]         ; Input ; Info     ; Stuck at GND        ;
; a_col[6]         ; Input ; Info     ; Stuck at GND        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[3..2]    ; Input ; Info     ; Stuck at VCC        ;
; address[5..4]    ; Input ; Info     ; Stuck at GND        ;
; address[1..0]    ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_a" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[9]         ; Input ; Info     ; Stuck at GND        ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[9]         ; Input ; Info     ; Stuck at GND        ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[5..1]    ; Input ; Info     ; Stuck at GND        ;
; address[0]       ; Input ; Info     ; Stuck at VCC        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_i" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[9]         ; Input ; Info     ; Stuck at GND        ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[6..5]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[9]         ; Input ; Info     ; Stuck at GND        ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[7]         ; Input ; Info     ; Stuck at GND        ;
; a_col[4]         ; Input ; Info     ; Stuck at GND        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[5..4]    ; Input ; Info     ; Stuck at GND        ;
; address[2..1]    ; Input ; Info     ; Stuck at GND        ;
; address[3]       ; Input ; Info     ; Stuck at VCC        ;
; address[0]       ; Input ; Info     ; Stuck at VCC        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_r" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[9]         ; Input ; Info     ; Stuck at GND        ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[5..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[9]         ; Input ; Info     ; Stuck at GND        ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[7]         ; Input ; Info     ; Stuck at GND        ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[3..2]    ; Input ; Info     ; Stuck at GND        ;
; address[5]       ; Input ; Info     ; Stuck at GND        ;
; address[4]       ; Input ; Info     ; Stuck at VCC        ;
; address[1]       ; Input ; Info     ; Stuck at VCC        ;
; address[0]       ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_o" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[9]         ; Input ; Info     ; Stuck at GND        ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[4..3]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[7..5]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[9]         ; Input ; Info     ; Stuck at GND        ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[3..0]    ; Input ; Info     ; Stuck at VCC        ;
; address[5..4]    ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_t1" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC         ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND         ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[9]         ; Input ; Info     ; Stuck at GND         ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC         ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND         ;
; address[1..0]    ; Input ; Info     ; Stuck at GND         ;
; address[5]       ; Input ; Info     ; Stuck at GND         ;
; address[4]       ; Input ; Info     ; Stuck at VCC         ;
; address[3]       ; Input ; Info     ; Stuck at GND         ;
; address[2]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_u" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[9]         ; Input ; Info     ; Stuck at GND        ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[7..6]      ; Input ; Info     ; Stuck at VCC        ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND        ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND        ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[5]       ; Input ; Info     ; Stuck at GND        ;
; address[4]       ; Input ; Info     ; Stuck at VCC        ;
; address[3]       ; Input ; Info     ; Stuck at GND        ;
; address[2]       ; Input ; Info     ; Stuck at VCC        ;
; address[1]       ; Input ; Info     ; Stuck at GND        ;
; address[0]       ; Input ; Info     ; Stuck at VCC        ;
+------------------+-------+----------+---------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:tut_t" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; a_row[8..7]      ; Input ; Info     ; Stuck at VCC        ;
; a_row[6..5]      ; Input ; Info     ; Stuck at GND        ;
; a_row[3..0]      ; Input ; Info     ; Stuck at GND        ;
; a_row[9]         ; Input ; Info     ; Stuck at GND        ;
; a_row[4]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND        ;
; a_col[4..0]      ; Input ; Info     ; Stuck at GND        ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC        ;
; a_col[6]         ; Input ; Info     ; Stuck at GND        ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC        ;
; s_red            ; Input ; Info     ; Stuck at VCC        ;
; s_green          ; Input ; Info     ; Stuck at VCC        ;
; s_blue           ; Input ; Info     ; Stuck at VCC        ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC        ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND        ;
; address[1..0]    ; Input ; Info     ; Stuck at GND        ;
; address[5]       ; Input ; Info     ; Stuck at GND        ;
; address[4]       ; Input ; Info     ; Stuck at VCC        ;
; address[3]       ; Input ; Info     ; Stuck at GND        ;
; address[2]       ; Input ; Info     ; Stuck at VCC        ;
+------------------+-------+----------+---------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_y" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[5..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[9]         ; Input ; Info     ; Stuck at GND         ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC         ;
; a_row[7]         ; Input ; Info     ; Stuck at GND         ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[6..5]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND         ;
; a_col[9]         ; Input ; Info     ; Stuck at GND         ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[7]         ; Input ; Info     ; Stuck at GND         ;
; a_col[4]         ; Input ; Info     ; Stuck at GND         ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC         ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND         ;
; address[4..3]    ; Input ; Info     ; Stuck at VCC         ;
; address[2..1]    ; Input ; Info     ; Stuck at GND         ;
; address[5]       ; Input ; Info     ; Stuck at GND         ;
; address[0]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_a" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[5..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[9]         ; Input ; Info     ; Stuck at GND         ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC         ;
; a_row[7]         ; Input ; Info     ; Stuck at GND         ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[5..0]      ; Input ; Info     ; Stuck at GND         ;
; a_col[9]         ; Input ; Info     ; Stuck at GND         ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[7]         ; Input ; Info     ; Stuck at GND         ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC         ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND         ;
; address[5..1]    ; Input ; Info     ; Stuck at GND         ;
; address[0]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_l" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[5..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[9]         ; Input ; Info     ; Stuck at GND         ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC         ;
; a_row[7]         ; Input ; Info     ; Stuck at GND         ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[4..3]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[7..5]      ; Input ; Info     ; Stuck at GND         ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND         ;
; a_col[9]         ; Input ; Info     ; Stuck at GND         ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC         ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND         ;
; address[3..2]    ; Input ; Info     ; Stuck at VCC         ;
; address[5..4]    ; Input ; Info     ; Stuck at GND         ;
; address[1..0]    ; Input ; Info     ; Stuck at GND         ;
+------------------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:play_p" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; a_row[5..0]      ; Input ; Info     ; Stuck at GND         ;
; a_row[9]         ; Input ; Info     ; Stuck at GND         ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC         ;
; a_row[7]         ; Input ; Info     ; Stuck at GND         ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC         ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC         ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND         ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND         ;
; s_red            ; Input ; Info     ; Stuck at VCC         ;
; s_green          ; Input ; Info     ; Stuck at VCC         ;
; s_blue           ; Input ; Info     ; Stuck at VCC         ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC         ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND         ;
; address[3..0]    ; Input ; Info     ; Stuck at GND         ;
; address[5]       ; Input ; Info     ; Stuck at GND         ;
; address[4]       ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_d" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at GND          ;
; a_col[6]         ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..3]    ; Input ; Info     ; Stuck at GND          ;
; address[1..0]    ; Input ; Info     ; Stuck at GND          ;
; address[2]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_r" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at GND          ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[7]         ; Input ; Info     ; Stuck at GND          ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[3..2]    ; Input ; Info     ; Stuck at GND          ;
; address[5]       ; Input ; Info     ; Stuck at GND          ;
; address[4]       ; Input ; Info     ; Stuck at VCC          ;
; address[1]       ; Input ; Info     ; Stuck at VCC          ;
; address[0]       ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_i" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..4]    ; Input ; Info     ; Stuck at GND          ;
; address[2..1]    ; Input ; Info     ; Stuck at GND          ;
; address[3]       ; Input ; Info     ; Stuck at VCC          ;
; address[0]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_b" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..2]    ; Input ; Info     ; Stuck at GND          ;
; address[1]       ; Input ; Info     ; Stuck at VCC          ;
; address[0]       ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_y" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[8..5]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[4..3]    ; Input ; Info     ; Stuck at VCC          ;
; address[2..1]    ; Input ; Info     ; Stuck at GND          ;
; address[5]       ; Input ; Info     ; Stuck at GND          ;
; address[0]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p1" ;
+------------------+-------+----------+------------------------+
; Port             ; Type  ; Severity ; Details                ;
+------------------+-------+----------+------------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC           ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND           ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND           ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC           ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC           ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND           ;
; a_col[9]         ; Input ; Info     ; Stuck at GND           ;
; a_col[6]         ; Input ; Info     ; Stuck at GND           ;
; s_red            ; Input ; Info     ; Stuck at VCC           ;
; s_green          ; Input ; Info     ; Stuck at VCC           ;
; s_blue           ; Input ; Info     ; Stuck at VCC           ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND           ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC           ;
; address[3..0]    ; Input ; Info     ; Stuck at GND           ;
; address[5]       ; Input ; Info     ; Stuck at GND           ;
; address[4]       ; Input ; Info     ; Stuck at VCC           ;
; enable           ; Input ; Info     ; Stuck at VCC           ;
+------------------+-------+----------+------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at GND          ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[7]         ; Input ; Info     ; Stuck at GND          ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[3..0]    ; Input ; Info     ; Stuck at GND          ;
; address[5]       ; Input ; Info     ; Stuck at GND          ;
; address[4]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_a" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..1]    ; Input ; Info     ; Stuck at GND          ;
; address[0]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_l" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[3..2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..4]    ; Input ; Info     ; Stuck at GND          ;
; address[1..0]    ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_f" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..6]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[2..1]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..3]    ; Input ; Info     ; Stuck at GND          ;
; address[0]       ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+------------------------------------------+
; Port Connectivity Checks: "start:P1"     ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MOUSE:M1"                                                                                          ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; mouse_cursor_row    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_cursor_column ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird"                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_col[3..1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_col[7..4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_col[9]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_col[8]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_col[0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_red            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s_green          ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_blue           ; Input  ; Info     ; Stuck at GND                                                                        ;
; multiplier[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; multiplier[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address[3..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; address[5]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; address[4]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; red_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; green_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cs305_pll:C1"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 225                         ;
;     CLR               ; 11                          ;
;     ENA               ; 75                          ;
;     ENA CLR           ; 19                          ;
;     ENA SCLR          ; 20                          ;
;     SCLR              ; 10                          ;
;     SLD               ; 28                          ;
;     plain             ; 62                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 913                         ;
;     arith             ; 117                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 100                         ;
;         2 data inputs ; 14                          ;
;     extend            ; 94                          ;
;         7 data inputs ; 94                          ;
;     normal            ; 702                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 148                         ;
;         3 data inputs ; 212                         ;
;         4 data inputs ; 131                         ;
;         5 data inputs ; 95                          ;
;         6 data inputs ; 104                         ;
; boundary_port         ; 13                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 440                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon May 27 18:03:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file coll_detect.vhd
    Info (12022): Found design unit 1: coll_detect-Behaviour File: C:/Users/iros084/Documents/GitHub/305-project/coll_detect.vhd Line: 14
    Info (12023): Found entity 1: coll_detect File: C:/Users/iros084/Documents/GitHub/305-project/coll_detect.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file life.vhd
    Info (12022): Found design unit 1: life-Behaviour File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 14
    Info (12023): Found entity 1: life File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-Behavioral File: C:/Users/iros084/Documents/GitHub/305-project/ram.vhd Line: 15
    Info (12023): Found entity 1: ram File: C:/Users/iros084/Documents/GitHub/305-project/ram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file speed_control.vhd
    Info (12022): Found design unit 1: speed_control-Behavioral File: C:/Users/iros084/Documents/GitHub/305-project/speed_control.vhd Line: 17
    Info (12023): Found entity 1: speed_control File: C:/Users/iros084/Documents/GitHub/305-project/speed_control.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file two_digit_counter.vhd
    Info (12022): Found design unit 1: Two_Digit_Counter-behaviour File: C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd Line: 12
    Info (12023): Found entity 1: Two_Digit_Counter File: C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_counter.vhd
    Info (12022): Found design unit 1: Four_bit_Counter-behaviour File: C:/Users/iros084/Documents/GitHub/305-project/Four_bit_Counter.vhd Line: 11
    Info (12023): Found entity 1: Four_bit_Counter File: C:/Users/iros084/Documents/GitHub/305-project/Four_bit_Counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-behaviour File: C:/Users/iros084/Documents/GitHub/305-project/vga_sync.vhd Line: 12
    Info (12023): Found entity 1: vga_sync File: C:/Users/iros084/Documents/GitHub/305-project/vga_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file state_machine.vhd
    Info (12022): Found design unit 1: state_machine-moore File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 23
    Info (12023): Found entity 1: state_machine File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file start.vhd
    Info (12022): Found design unit 1: start-behaviour File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 13
    Info (12023): Found entity 1: start File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sprite_printer.vhd
    Info (12022): Found design unit 1: SPRITE_PRINTER-a File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 17
    Info (12023): Found entity 1: SPRITE_PRINTER File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file seven_seg.vhd
    Info (12022): Found design unit 1: seven_seg-behaviour File: C:/Users/iros084/Documents/GitHub/305-project/seven_seg.vhd Line: 9
    Info (12023): Found entity 1: seven_seg File: C:/Users/iros084/Documents/GitHub/305-project/seven_seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file seqto99.vhd
    Info (12022): Found design unit 1: seqTo99-behavior File: C:/Users/iros084/Documents/GitHub/305-project/seqTo99.vhd Line: 14
    Info (12023): Found entity 1: seqTo99 File: C:/Users/iros084/Documents/GitHub/305-project/seqTo99.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rand_gen.vhd
    Info (12022): Found design unit 1: rand_gen-b1 File: C:/Users/iros084/Documents/GitHub/305-project/rand_gen.vhd Line: 11
    Info (12023): Found entity 1: rand_gen File: C:/Users/iros084/Documents/GitHub/305-project/rand_gen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-b1 File: C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd Line: 16
    Info (12023): Found entity 1: pipes File: C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 15
    Info (12023): Found entity 1: MOUSE File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file endgame.vhd
    Info (12022): Found design unit 1: endgame-behaviour File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 13
    Info (12023): Found entity 1: endgame File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cs305_project.vhd
    Info (12022): Found design unit 1: cs305_project-structural File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 12
    Info (12023): Found entity 1: cs305_project File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 15
    Info (12023): Found entity 1: bouncy_ball File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bird.vhd
    Info (12022): Found design unit 1: bird-SYN File: C:/Users/iros084/Documents/GitHub/305-project/bird.vhd Line: 54
    Info (12023): Found entity 1: bird File: C:/Users/iros084/Documents/GitHub/305-project/bird.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file binary_updowncounter.vhd
    Info (12022): Found design unit 1: Binary_UpDownCounter-behavior File: C:/Users/iros084/Documents/GitHub/305-project/Binary_UpDownCounter.vhd Line: 14
    Info (12023): Found entity 1: Binary_UpDownCounter File: C:/Users/iros084/Documents/GitHub/305-project/Binary_UpDownCounter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file cs305_pll.vhd
    Info (12022): Found design unit 1: cs305_pll-rtl File: C:/Users/iros084/Documents/GitHub/305-project/cs305_pll.vhd Line: 20
    Info (12023): Found entity 1: cs305_pll File: C:/Users/iros084/Documents/GitHub/305-project/cs305_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cs305_pll/cs305_pll_0002.v
    Info (12023): Found entity 1: cs305_pll_0002 File: C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file ball_sprite_printer.vhd
    Info (12022): Found design unit 1: BALL_SPRITE_PRINTER-a File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 17
    Info (12023): Found entity 1: BALL_SPRITE_PRINTER File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pausegame.vhd
    Info (12022): Found design unit 1: pausegame-behaviour File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 12
    Info (12023): Found entity 1: pausegame File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ball_sprite.vhd
    Info (12022): Found design unit 1: ball_sprite-syn File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite.vhd Line: 16
    Info (12023): Found entity 1: ball_sprite File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite.vhd Line: 9
Info (12127): Elaborating entity "cs305_project" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at cs305_project.vhd(124): used implicit default value for signal "s19" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(124): object "s29" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(124): object "s32" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(125): object "s12" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(125): object "s13" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 125
Warning (10540): VHDL Signal Declaration warning at cs305_project.vhd(127): used explicit default value for signal "s24" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 127
Warning (10541): VHDL Signal Declaration warning at cs305_project.vhd(131): used implicit default value for signal "t_l" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(133): object "display11" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(133): object "display22" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 133
Info (10041): Inferred latch for "ball_reset" at cs305_project.vhd(148) File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 148
Info (12128): Elaborating entity "cs305_pll" for hierarchy "cs305_pll:C1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 160
Info (12128): Elaborating entity "cs305_pll_0002" for hierarchy "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "coll_detect" for hierarchy "coll_detect:cc2" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 166
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:V1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 168
Info (12128): Elaborating entity "bouncy_ball" for hierarchy "bouncy_ball:B1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 183
Warning (10036): Verilog HDL or VHDL warning at bouncy_ball.vhd(18): object "size_x" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at bouncy_ball.vhd(30): used explicit default value for signal "p_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at bouncy_ball.vhd(35): object "p_R" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at bouncy_ball.vhd(35): object "p_G" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at bouncy_ball.vhd(35): object "p_B" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at bouncy_ball.vhd(37): used explicit default value for signal "Font_R" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at bouncy_ball.vhd(38): used explicit default value for signal "Font_G" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at bouncy_ball.vhd(39): used explicit default value for signal "Font_B" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at bouncy_ball.vhd(41): used explicit default value for signal "Multiplier" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 41
Warning (10492): VHDL Process Statement warning at bouncy_ball.vhd(123): signal "pause_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
Warning (10492): VHDL Process Statement warning at bouncy_ball.vhd(125): signal "ball_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 125
Warning (10492): VHDL Process Statement warning at bouncy_ball.vhd(125): signal "size_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 125
Info (12128): Elaborating entity "BALL_SPRITE_PRINTER" for hierarchy "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 85
Warning (10492): VHDL Process Statement warning at ball_sprite_printer.vhd(36): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 36
Warning (10492): VHDL Process Statement warning at ball_sprite_printer.vhd(37): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 37
Warning (10492): VHDL Process Statement warning at ball_sprite_printer.vhd(47): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 47
Warning (10492): VHDL Process Statement warning at ball_sprite_printer.vhd(48): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 48
Warning (10631): VHDL Process Statement warning at ball_sprite_printer.vhd(33): inferring latch(es) for signal or variable "s_font_row", which holds its previous value in one or more paths through the process File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Warning (10631): VHDL Process Statement warning at ball_sprite_printer.vhd(33): inferring latch(es) for signal or variable "s_font_col", which holds its previous value in one or more paths through the process File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_col[0]" at ball_sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_col[1]" at ball_sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_col[2]" at ball_sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_row[0]" at ball_sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_row[1]" at ball_sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_row[2]" at ball_sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 33
Info (12128): Elaborating entity "ball_sprite" for hierarchy "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM" File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite_printer.vhd Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component" File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite.vhd Line: 48
Info (12130): Elaborated megafunction instantiation "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component" File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite.vhd Line: 48
Info (12133): Instantiated megafunction "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/iros084/Documents/GitHub/305-project/ball_sprite.vhd Line: 48
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "birdflap.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5bg1.tdf
    Info (12023): Found entity 1: altsyncram_5bg1 File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5bg1" for hierarchy "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:M1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 203
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(22): object "CHARIN" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 22
Warning (10492): VHDL Process Statement warning at mouse.vhd(148): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 148
Warning (10492): VHDL Process Statement warning at mouse.vhd(152): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 152
Warning (10492): VHDL Process Statement warning at mouse.vhd(153): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 153
Warning (10492): VHDL Process Statement warning at mouse.vhd(154): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 154
Info (12128): Elaborating entity "start" for hierarchy "start:P1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 215
Warning (10540): VHDL Signal Declaration warning at start.vhd(16): used explicit default value for signal "title_f_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at start.vhd(17): used explicit default value for signal "title_l_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at start.vhd(18): used explicit default value for signal "title_a_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at start.vhd(19): used explicit default value for signal "title_p_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at start.vhd(20): used explicit default value for signal "title_p1_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at start.vhd(21): used explicit default value for signal "title_y_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at start.vhd(22): used explicit default value for signal "title_b_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at start.vhd(23): used explicit default value for signal "title_i_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at start.vhd(24): used explicit default value for signal "title_r_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at start.vhd(25): used explicit default value for signal "title_d_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at start.vhd(31): used explicit default value for signal "title_f_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at start.vhd(32): used explicit default value for signal "title_f_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at start.vhd(33): used explicit default value for signal "title_l_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at start.vhd(34): used explicit default value for signal "title_l_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at start.vhd(35): used explicit default value for signal "title_a_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at start.vhd(36): used explicit default value for signal "title_a_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at start.vhd(37): used explicit default value for signal "title_p_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at start.vhd(38): used explicit default value for signal "title_p_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at start.vhd(39): used explicit default value for signal "title_p1_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at start.vhd(40): used explicit default value for signal "title_p1_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at start.vhd(41): used explicit default value for signal "title_y_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 41
Warning (10540): VHDL Signal Declaration warning at start.vhd(42): used explicit default value for signal "title_y_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 42
Warning (10540): VHDL Signal Declaration warning at start.vhd(43): used explicit default value for signal "title_b_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at start.vhd(44): used explicit default value for signal "title_b_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at start.vhd(45): used explicit default value for signal "title_i_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at start.vhd(46): used explicit default value for signal "title_i_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at start.vhd(47): used explicit default value for signal "title_r_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at start.vhd(48): used explicit default value for signal "title_r_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at start.vhd(49): used explicit default value for signal "title_d_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 49
Warning (10540): VHDL Signal Declaration warning at start.vhd(50): used explicit default value for signal "title_d_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at start.vhd(52): used explicit default value for signal "play_p_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at start.vhd(53): used explicit default value for signal "play_l_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at start.vhd(54): used explicit default value for signal "play_a_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at start.vhd(55): used explicit default value for signal "play_y_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at start.vhd(57): used explicit default value for signal "tut_t_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at start.vhd(58): used explicit default value for signal "tut_u_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at start.vhd(59): used explicit default value for signal "tut_t1_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 59
Warning (10540): VHDL Signal Declaration warning at start.vhd(60): used explicit default value for signal "tut_o_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at start.vhd(61): used explicit default value for signal "tut_r_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at start.vhd(62): used explicit default value for signal "tut_i_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at start.vhd(63): used explicit default value for signal "tut_a_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at start.vhd(64): used explicit default value for signal "tut_l_address" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at start.vhd(67): used explicit default value for signal "play_p_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at start.vhd(68): used explicit default value for signal "play_p_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at start.vhd(69): used explicit default value for signal "play_l_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at start.vhd(70): used explicit default value for signal "play_l_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at start.vhd(71): used explicit default value for signal "play_a_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 71
Warning (10540): VHDL Signal Declaration warning at start.vhd(72): used explicit default value for signal "play_a_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at start.vhd(73): used explicit default value for signal "play_y_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at start.vhd(74): used explicit default value for signal "play_y_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at start.vhd(78): used explicit default value for signal "tut_t_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 78
Warning (10540): VHDL Signal Declaration warning at start.vhd(79): used explicit default value for signal "tut_t_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at start.vhd(80): used explicit default value for signal "tut_u_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 80
Warning (10540): VHDL Signal Declaration warning at start.vhd(81): used explicit default value for signal "tut_u_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 81
Warning (10540): VHDL Signal Declaration warning at start.vhd(82): used explicit default value for signal "tut_t1_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 82
Warning (10540): VHDL Signal Declaration warning at start.vhd(83): used explicit default value for signal "tut_t1_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 83
Warning (10540): VHDL Signal Declaration warning at start.vhd(84): used explicit default value for signal "tut_o_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 84
Warning (10540): VHDL Signal Declaration warning at start.vhd(85): used explicit default value for signal "tut_o_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 85
Warning (10540): VHDL Signal Declaration warning at start.vhd(86): used explicit default value for signal "tut_r_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 86
Warning (10540): VHDL Signal Declaration warning at start.vhd(87): used explicit default value for signal "tut_r_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 87
Warning (10540): VHDL Signal Declaration warning at start.vhd(88): used explicit default value for signal "tut_i_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 88
Warning (10540): VHDL Signal Declaration warning at start.vhd(89): used explicit default value for signal "tut_i_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 89
Warning (10540): VHDL Signal Declaration warning at start.vhd(90): used explicit default value for signal "tut_a_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at start.vhd(91): used explicit default value for signal "tut_a_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 91
Warning (10540): VHDL Signal Declaration warning at start.vhd(92): used explicit default value for signal "tut_l_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 92
Warning (10540): VHDL Signal Declaration warning at start.vhd(93): used explicit default value for signal "tut_l_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at start.vhd(123): used explicit default value for signal "Font_R" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 123
Warning (10540): VHDL Signal Declaration warning at start.vhd(124): used explicit default value for signal "Font_G" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 124
Warning (10540): VHDL Signal Declaration warning at start.vhd(125): used explicit default value for signal "Font_B" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 125
Warning (10540): VHDL Signal Declaration warning at start.vhd(126): used explicit default value for signal "t_enable" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 126
Warning (10540): VHDL Signal Declaration warning at start.vhd(128): used explicit default value for signal "Font_Multiplier" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 128
Warning (10540): VHDL Signal Declaration warning at start.vhd(129): used explicit default value for signal "select_multiplier" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 129
Info (12128): Elaborating entity "SPRITE_PRINTER" for hierarchy "start:P1|SPRITE_PRINTER:title_f" File: C:/Users/iros084/Documents/GitHub/305-project/start.vhd Line: 141
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(36): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 36
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(37): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 37
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(47): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 47
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(48): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 48
Warning (10631): VHDL Process Statement warning at sprite_printer.vhd(33): inferring latch(es) for signal or variable "s_font_row", which holds its previous value in one or more paths through the process File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (10631): VHDL Process Statement warning at sprite_printer.vhd(33): inferring latch(es) for signal or variable "s_font_col", which holds its previous value in one or more paths through the process File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_col[0]" at sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_col[1]" at sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_col[2]" at sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_row[0]" at sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_row[1]" at sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Info (10041): Inferred latch for "s_font_row[2]" at sprite_printer.vhd(33) File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Info (12128): Elaborating entity "char_rom" for hierarchy "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM" File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component" File: C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd Line: 51
Info (12130): Elaborated megafunction instantiation "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component" File: C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd Line: 51
Info (12133): Instantiated megafunction "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd Line: 51
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1 File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rand_gen" for hierarchy "rand_gen:Rn1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 227
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:d1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 241
Warning (10541): VHDL Signal Declaration warning at pipes.vhd(12): used implicit default value for signal "rst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at pipes.vhd(19): used implicit default value for signal "c_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at pipes.vhd(21): object "c_row" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd Line: 21
Warning (10036): Verilog HDL or VHDL warning at pipes.vhd(21): object "c_column" assigned a value but never read File: C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd Line: 21
Info (12128): Elaborating entity "state_machine" for hierarchy "state_machine:R1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 267
Warning (10492): VHDL Process Statement warning at state_machine.vhd(45): signal "start_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 45
Warning (10492): VHDL Process Statement warning at state_machine.vhd(46): signal "start_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 46
Warning (10492): VHDL Process Statement warning at state_machine.vhd(47): signal "start_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 47
Warning (10492): VHDL Process Statement warning at state_machine.vhd(51): signal "bouncy_ball_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 51
Warning (10492): VHDL Process Statement warning at state_machine.vhd(51): signal "pipes_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 51
Warning (10492): VHDL Process Statement warning at state_machine.vhd(52): signal "bouncy_ball_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 52
Warning (10492): VHDL Process Statement warning at state_machine.vhd(52): signal "pipes_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 52
Warning (10492): VHDL Process Statement warning at state_machine.vhd(53): signal "bouncy_ball_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 53
Warning (10492): VHDL Process Statement warning at state_machine.vhd(53): signal "pipes_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 53
Warning (10492): VHDL Process Statement warning at state_machine.vhd(67): signal "bouncy_ball_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 67
Warning (10492): VHDL Process Statement warning at state_machine.vhd(67): signal "pipes_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 67
Warning (10492): VHDL Process Statement warning at state_machine.vhd(67): signal "l_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 67
Warning (10492): VHDL Process Statement warning at state_machine.vhd(68): signal "bouncy_ball_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 68
Warning (10492): VHDL Process Statement warning at state_machine.vhd(68): signal "pipes_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 68
Warning (10492): VHDL Process Statement warning at state_machine.vhd(68): signal "l_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 68
Warning (10492): VHDL Process Statement warning at state_machine.vhd(69): signal "bouncy_ball_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 69
Warning (10492): VHDL Process Statement warning at state_machine.vhd(69): signal "pipes_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 69
Warning (10492): VHDL Process Statement warning at state_machine.vhd(69): signal "l_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 69
Warning (10492): VHDL Process Statement warning at state_machine.vhd(73): signal "pause_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 73
Warning (10492): VHDL Process Statement warning at state_machine.vhd(74): signal "pause_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 74
Warning (10492): VHDL Process Statement warning at state_machine.vhd(75): signal "pause_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 75
Warning (10492): VHDL Process Statement warning at state_machine.vhd(89): signal "pause_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 89
Warning (10492): VHDL Process Statement warning at state_machine.vhd(90): signal "pause_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 90
Warning (10492): VHDL Process Statement warning at state_machine.vhd(91): signal "pause_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 91
Warning (10492): VHDL Process Statement warning at state_machine.vhd(95): signal "endgame_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 95
Warning (10492): VHDL Process Statement warning at state_machine.vhd(96): signal "endgame_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 96
Warning (10492): VHDL Process Statement warning at state_machine.vhd(97): signal "endgame_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 97
Warning (10492): VHDL Process Statement warning at state_machine.vhd(100): signal "start_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 100
Warning (10492): VHDL Process Statement warning at state_machine.vhd(101): signal "start_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 101
Warning (10492): VHDL Process Statement warning at state_machine.vhd(102): signal "start_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 102
Warning (10631): VHDL Process Statement warning at state_machine.vhd(41): inferring latch(es) for signal or variable "pause_out", which holds its previous value in one or more paths through the process File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 41
Warning (10492): VHDL Process Statement warning at state_machine.vhd(121): signal "lose" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 121
Warning (10492): VHDL Process Statement warning at state_machine.vhd(143): signal "ending1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 143
Warning (10492): VHDL Process Statement warning at state_machine.vhd(175): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 175
Info (10041): Inferred latch for "pause_out" at state_machine.vhd(41) File: C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd Line: 41
Info (12128): Elaborating entity "endgame" for hierarchy "endgame:o1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 306
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(15): used explicit default value for signal "g_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(16): used explicit default value for signal "a_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(17): used explicit default value for signal "m_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(18): used explicit default value for signal "e_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(19): used explicit default value for signal "o_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(20): used explicit default value for signal "v_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(21): used explicit default value for signal "e1_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(22): used explicit default value for signal "r_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(23): used explicit default value for signal "g_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(24): used explicit default value for signal "g_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(25): used explicit default value for signal "a_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(26): used explicit default value for signal "a_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(27): used explicit default value for signal "m_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(28): used explicit default value for signal "m_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(29): used explicit default value for signal "e_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(30): used explicit default value for signal "e_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(31): used explicit default value for signal "o_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(32): used explicit default value for signal "o_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(33): used explicit default value for signal "v_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(34): used explicit default value for signal "v_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(35): used explicit default value for signal "e1_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(36): used explicit default value for signal "e1_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(37): used explicit default value for signal "r_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(38): used explicit default value for signal "r_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(40): used explicit default value for signal "h_s" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(41): used explicit default value for signal "i_S" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 41
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(42): used explicit default value for signal "g_s" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 42
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(43): used explicit default value for signal "h1_s" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(44): used explicit default value for signal "s1_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(45): used explicit default value for signal "c1_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(46): used explicit default value for signal "o1_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(47): used explicit default value for signal "r1_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(48): used explicit default value for signal "e1_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(52): used explicit default value for signal "h_s_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(53): used explicit default value for signal "h_s_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(54): used explicit default value for signal "i_s_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(55): used explicit default value for signal "i_s_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(56): used explicit default value for signal "g_s_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(57): used explicit default value for signal "g_s_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(58): used explicit default value for signal "h1_s_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(59): used explicit default value for signal "h1_s_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 59
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(60): used explicit default value for signal "s11_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(61): used explicit default value for signal "s11_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(62): used explicit default value for signal "c11_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(63): used explicit default value for signal "c11_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(64): used explicit default value for signal "o11_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(65): used explicit default value for signal "o11_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 65
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(66): used explicit default value for signal "r11_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(67): used explicit default value for signal "r11_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(68): used explicit default value for signal "e21_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(69): used explicit default value for signal "e21_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(71): used explicit default value for signal "ht_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 71
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(72): used explicit default value for signal "ht_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(74): used explicit default value for signal "hf_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(75): used explicit default value for signal "hf_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 75
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(80): used explicit default value for signal "Font_R" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 80
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(81): used explicit default value for signal "Font_G" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 81
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(82): used explicit default value for signal "Font_B" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 82
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(84): used explicit default value for signal "Multiplier" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 84
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(91): used explicit default value for signal "s_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 91
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(92): used explicit default value for signal "c_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 92
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(93): used explicit default value for signal "o_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(94): used explicit default value for signal "r_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 94
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(95): used explicit default value for signal "e_ad" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 95
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(96): used explicit default value for signal "s1_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 96
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(97): used explicit default value for signal "s1_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 97
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(98): used explicit default value for signal "c1_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 98
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(99): used explicit default value for signal "c1_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 99
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(100): used explicit default value for signal "o1_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(101): used explicit default value for signal "o1_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 101
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(102): used explicit default value for signal "r1_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 102
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(103): used explicit default value for signal "r1_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 103
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(104): used explicit default value for signal "e2_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 104
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(105): used explicit default value for signal "e2_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 105
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(106): used explicit default value for signal "tenth_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 106
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(107): used explicit default value for signal "tenth_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 107
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(108): used explicit default value for signal "first_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 108
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(109): used explicit default value for signal "first_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 109
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(117): used explicit default value for signal "Multiplier1" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 117
Info (12128): Elaborating entity "ram" for hierarchy "endgame:o1|ram:highscore_ram" File: C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd Line: 141
Info (12128): Elaborating entity "pausegame" for hierarchy "pausegame:ps1" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 320
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(14): used explicit default value for signal "p_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 14
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(15): used explicit default value for signal "a_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(16): used explicit default value for signal "u_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(17): used explicit default value for signal "s_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(18): used explicit default value for signal "e_a" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(20): used explicit default value for signal "p_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(21): used explicit default value for signal "p_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(22): used explicit default value for signal "a_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(23): used explicit default value for signal "a_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(24): used explicit default value for signal "u_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(25): used explicit default value for signal "u_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(26): used explicit default value for signal "s_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(27): used explicit default value for signal "s_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(28): used explicit default value for signal "e_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(29): used explicit default value for signal "e_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(38): used explicit default value for signal "Font_R" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(39): used explicit default value for signal "Font_G" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(40): used explicit default value for signal "Font_B" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at pausegame.vhd(42): used explicit default value for signal "Multiplier" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/pausegame.vhd Line: 42
Info (12128): Elaborating entity "Two_Digit_Counter" for hierarchy "Two_Digit_Counter:seg" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 332
Warning (10541): VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal "display1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal "display2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd Line: 8
Warning (10540): VHDL Signal Declaration warning at Two_Digit_Counter.vhd(16): used explicit default value for signal "f_d" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd Line: 16
Info (12128): Elaborating entity "Four_bit_Counter" for hierarchy "Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter" File: C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd Line: 28
Info (12128): Elaborating entity "speed_control" for hierarchy "speed_control:sc" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 343
Info (12128): Elaborating entity "life" for hierarchy "life:lc" File: C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd Line: 353
Warning (10540): VHDL Signal Declaration warning at life.vhd(33): used explicit default value for signal "t_sprite_enable" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at life.vhd(34): used explicit default value for signal "multiplier" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at life.vhd(35): used explicit default value for signal "t_red" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at life.vhd(36): used explicit default value for signal "t_green" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at life.vhd(37): used explicit default value for signal "t_blue" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at life.vhd(38): used explicit default value for signal "t_row" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at life.vhd(39): used explicit default value for signal "t_col" because signal was never assigned a value File: C:/Users/iros084/Documents/GitHub/305-project/life.vhd Line: 39
Warning (14026): LATCH primitive "life:lc|SPRITE_PRINTER:sprite_design|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "life:lc|SPRITE_PRINTER:sprite_design|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "life:lc|SPRITE_PRINTER:sprite_design|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "life:lc|SPRITE_PRINTER:sprite_design|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "life:lc|SPRITE_PRINTER:sprite_design|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "life:lc|SPRITE_PRINTER:sprite_design|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hf_text|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hf_text|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hf_text|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hf_text|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hf_text|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hf_text|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ht_text|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ht_text|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ht_text|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ht_text|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ht_text|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ht_text|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E12|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E12|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E12|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E12|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E12|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E12|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R11|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R11|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R11|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R11|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R11|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R11|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O11|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O11|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O11|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O11|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O11|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O11|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C11|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C11|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C11|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C11|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C11|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C11|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S11|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S11|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S11|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S11|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S11|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S11|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:gg|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:gg|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:gg|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:gg|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:gg|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:gg|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ii|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ii|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ii|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ii|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ii|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ii|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:hh|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_l|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_l|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_l|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_l|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_l|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_l|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_a|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_a|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_a|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_a|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_a|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_a|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_i|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_i|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_i|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_i|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_i|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_i|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_r|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_r|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_r|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_r|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_r|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_r|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_o|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_o|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_o|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_o|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_o|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_o|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_u|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_u|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_u|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_u|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_u|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_u|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:tut_t|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_y|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_y|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_y|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_y|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_y|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_y|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_a|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_a|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_a|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_a|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_a|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_a|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_l|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_l|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_l|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_l|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_l|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_l|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_p|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_p|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_p|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_p|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_p|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:play_p|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_row[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_row[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_col[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_col[1]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_col[0]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_row[2]" is permanently enabled File: C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd Line: 33
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[0]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 34
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[1]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 55
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[2]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 76
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[3]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 97
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[4]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 118
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[5]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 139
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[6]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 160
        Warning (14320): Synthesized away node "bouncy_ball:B1|BALL_SPRITE_PRINTER:bird|ball_sprite:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_5bg1:auto_generated|q_a[7]" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_5bg1.tdf Line: 181
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "endgame:o1|ram:highscore_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/cs305_project.ram0_ram_1d0cf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cs305_project.ram0_ram_1d0cf.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgr1.tdf
    Info (12023): Found entity 1: altsyncram_dgr1 File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_dgr1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd Line: 143
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[9]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[9]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[1]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[1]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[3]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[3]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[4]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[4]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[5]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[5]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[6]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[6]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[7]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[7]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[8]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[8]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[9]~1" File: C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd Line: 123
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "pausegame:ps1|SPRITE_PRINTER:s|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "pausegame:ps1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "pausegame:ps1|SPRITE_PRINTER:p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "pausegame:ps1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "pausegame:ps1|SPRITE_PRINTER:u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "endgame:o1|ram:highscore_ram|altsyncram:ram_rtl_0|altsyncram_dgr1:auto_generated|ALTSYNCRAM" File: C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_dgr1.tdf Line: 157
Warning (20013): Ignored 230 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RESET_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 1451 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 997 logic cells
    Info (21064): Implemented 440 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 803 warnings
    Info: Peak virtual memory: 5000 megabytes
    Info: Processing ended: Mon May 27 18:03:26 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:04


