project -load "C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/synthesis/Twiddle_table_syn.prj"
