### 2D Convolution Processor design ###
Read Input Feature Map Data (8*8) -> Convolution with kernel (3*3) -> Output Feature Map(6*6) 

* iverilog tb_conv.v
* vvp a.out
* gtkwave test.vcd sig.sav
<img width="841" alt="Screenshot 2025-06-16 at 15 02 45" src="https://github.com/user-attachments/assets/c7b12f59-3774-4cdb-afb8-0720ad94cf59" />
