Oh no...

Cycle: 62
RARS instruction number: 66	Instruction: addi x2,x2,-16
Expected:	Register Write to Reg: 0x02 Val: 0x7FFFEFD0
Got     :	Register Write to Reg: 0x0D Val: 0x0000000F
Incorrect write

Cycle: 66
RARS instruction number: 72	Instruction: sw x1,12(x2)
Expected:	Memory Write to Addr: 0x7FFFEFDC Val: 0x004000EC
Got     :	Register Write to Reg: 0x05 Val: 0x0000000F
Wrote to incorrect structure

Cycle: 74
RARS instruction number: 73	Instruction: sw x13,8(x2)
Expected:	Memory Write to Addr: 0x7FFFEFD8 Val: 0x00000007
Got     :	Register Write to Reg: 0x02 Val: 0x7FFFEFD0
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


