@E:|Invalid argument on command line: -tcl\. Try -help option.
@E:|Invalid argument on command line: xdcfeb3a_map.tcl\. Try -help option.
@E:|Invalid argument on command line: -batch\. Try -help option.

                   Synplify (R) Premier with Design Planner 

                Version N-2017.09-SP1 for win64 - Nov 22, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\Synopsys\fpga_N-2017.09-SP1\bin64\mbin\synplify.exe
Install:     C:\Synopsys\fpga_N-2017.09-SP1
Hostname:    PHY-WIN7X64VM
Date:        Wed Nov  7 16:57:59 2018
Version:     N-2017.09-SP1

Arguments:   -product synplify_premier_dp xdcfeb3a.prj\ -tcl\ xdcfeb3a_map.tcl\ -batch\
ProductType: synplify_premier_dp

License checkout: synplifypremierdp
License: synplifypremierdp from server cadence1.mps.ohio-state.edu 
Licensed Vendor: All FPGA
License Option: ident

External Tools:         Supported Version       Install Environment Variable
vivado                  2017.2                  XILINX_VIVADO=""
formality               2017.09-SP2             FORMALITY=""
confpro                 2017.12                 HAPS_INSTALL_DIR=C:\Synopsys\fpga_N-2017.09-SP1
design_compiler         2016.12-SP2             DC_ROOT=""
vcs                     2016.06-SP1-1           VCS_HOME=""

Warning: Invalid launch switch ignored: iMkEqi\N
Project with name "F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\xdcfeb3a.prj" already loaded.
exit status=0
License checkin: synplifypremierdp
