Analysis & Synthesis report for Microcomputer
Thu Jun 03 19:00:31 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Microcomputer|sd_controller:sd1|return_state
 10. State Machine - |Microcomputer|sd_controller:sd1|state
 11. State Machine - |Microcomputer|bufferedUART:io4|txState
 12. State Machine - |Microcomputer|bufferedUART:io4|rxState
 13. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState
 14. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|escState
 15. State Machine - |Microcomputer|bufferedUART:io1|txState
 16. State Machine - |Microcomputer|bufferedUART:io1|rxState
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_qae1:auto_generated
 25. Source assignments for SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated
 26. Source assignments for SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_a1h1:auto_generated
 27. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated
 28. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated
 29. Source assignments for bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated
 30. Source assignments for SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0|altsyncram_jfk1:auto_generated
 31. Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated
 32. Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated
 33. Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated
 34. Parameter Settings for User Entity Instance: T80s:cpu1
 35. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0
 36. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode
 37. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu
 38. Parameter Settings for User Entity Instance: Z80_CMON_ROM:rom1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2
 40. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: sd_controller:sd1
 45. Parameter Settings for Inferred Entity Instance: bufferedUART:io4|altsyncram:rxBuffer_rtl_0
 46. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0
 47. Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0
 48. Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0
 49. Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0
 50. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0
 51. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "bufferedUART:io4"
 54. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 55. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 56. Port Connectivity Checks: "SBCTextDisplayRGB:io2"
 57. Port Connectivity Checks: "bufferedUART:io1"
 58. Port Connectivity Checks: "T80s:cpu1|T80:u0"
 59. Port Connectivity Checks: "T80s:cpu1"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 03 19:00:31 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; Microcomputer                               ;
; Top-level Entity Name           ; Microcomputer                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1214                                        ;
; Total pins                      ; 93                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 70,080                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23I7        ;                    ;
; Top-level entity name                                                           ; Microcomputer      ; Microcomputer      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                              ; Library ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Microcomputer.vhd                                                                                                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd          ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd                                                                                 ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd                                           ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd                                                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd                                        ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd                                                                             ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd                                       ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd                                                                            ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd                                      ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd                                                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd                                        ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd                                                                                  ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd                                            ;         ;
; ../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd                                                               ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd                         ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                                                                        ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                                  ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                                                                        ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                                  ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd                                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd                             ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                                                                          ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                                    ;         ;
; ../../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd                                                     ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd               ;         ;
; ../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd                                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd                        ;         ;
; ../../../MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd                                                                     ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd                               ;         ;
; ../Components/TERMINAL/SBCTextDisplayRGB.vhd                                                                                                   ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd    ;         ;
; ../Components/TERMINAL/keyMapRom.vhd                                                                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd            ;         ;
; ../Components/BRG/brg.vhd                                                                                                                      ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/BRG/brg.vhd                       ;         ;
; altsyncram.tdf                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                     ;         ;
; stratix_ram_block.inc                                                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                              ;         ;
; lpm_mux.inc                                                                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                        ;         ;
; lpm_decode.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;         ;
; aglobal201.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                     ;         ;
; a_rdenreg.inc                                                                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                      ;         ;
; altrom.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                         ;         ;
; altram.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                         ;         ;
; altdpram.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                       ;         ;
; db/altsyncram_qae1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_qae1.tdf     ;         ;
; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/roms/z80/cmon32.hex                 ; yes             ; Auto-Found Memory Initialization File  ; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/roms/z80/cmon32.hex                            ;         ;
; db/altsyncram_fjf1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_fjf1.tdf     ;         ;
; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/components/terminal/keymap.hex      ; yes             ; Auto-Found Memory Initialization File  ; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/components/terminal/keymap.hex                 ;         ;
; db/altsyncram_a1h1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_a1h1.tdf     ;         ;
; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/components/terminal/cgafontbold.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/components/terminal/cgafontbold.hex            ;         ;
; db/altsyncram_con2.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_con2.tdf     ;         ;
; db/altsyncram_jik1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_jik1.tdf     ;         ;
; db/altsyncram_jfk1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_jfk1.tdf     ;         ;
; db/altsyncram_6tm1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_6tm1.tdf     ;         ;
; lpm_divide.tdf                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                     ;         ;
; abs_divider.inc                                                                                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                    ;         ;
; sign_div_unsign.inc                                                                                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                ;         ;
; db/lpm_divide_45m.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/lpm_divide_45m.tdf      ;         ;
; db/sign_div_unsign_7nh.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/sign_div_unsign_7nh.tdf ;         ;
; db/alt_u_div_k2f.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/alt_u_div_k2f.tdf       ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1919      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3070      ;
;     -- 7 input functions                    ; 50        ;
;     -- 6 input functions                    ; 678       ;
;     -- 5 input functions                    ; 722       ;
;     -- 4 input functions                    ; 429       ;
;     -- <=3 input functions                  ; 1191      ;
;                                             ;           ;
; Dedicated logic registers                   ; 1214      ;
;                                             ;           ;
; I/O pins                                    ; 93        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 70080     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 641       ;
; Total fan-out                               ; 17923     ;
; Average fan-out                             ; 3.93      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Microcomputer                                  ; 3070 (79)           ; 1214 (23)                 ; 70080             ; 0          ; 93   ; 0            ; |Microcomputer                                                                                                                            ; Microcomputer       ; work         ;
;    |BRG:brg1|                                   ; 41 (41)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|BRG:brg1                                                                                                                   ; BRG                 ; work         ;
;    |BRG:brg4|                                   ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|BRG:brg4                                                                                                                   ; BRG                 ; work         ;
;    |MMU4:MemoryManagement|                      ; 16 (16)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|MMU4:MemoryManagement                                                                                                      ; MMU4                ; work         ;
;    |SBCTextDisplayRGB:io2|                      ; 1051 (891)          ; 345 (345)                 ; 53312             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2                                                                                                      ; SBCTextDisplayRGB   ; work         ;
;       |CGABoldRom:\GEN_EXT_CHARS:fontRom|       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom                                                                    ; CGABoldRom          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component                                    ; altsyncram          ; work         ;
;             |altsyncram_a1h1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_a1h1:auto_generated     ; altsyncram_a1h1     ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|   ; 4 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|      ; 4 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_con2:auto_generated|    ; 4 (4)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated ; altsyncram_con2     ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|     ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                  ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                  ; altsyncram          ; work         ;
;             |altsyncram_con2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated   ; altsyncram_con2     ; work         ;
;       |altsyncram:kbBuffer_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0                                                                            ; altsyncram          ; work         ;
;          |altsyncram_jfk1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0|altsyncram_jfk1:auto_generated                                             ; altsyncram_jfk1     ; work         ;
;       |keyMapRom:keyRom|                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom                                                                                     ; keyMapRom           ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component                                                     ; altsyncram          ; work         ;
;             |altsyncram_fjf1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated                      ; altsyncram_fjf1     ; work         ;
;       |lpm_divide:Mod0|                         ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_45m:auto_generated|        ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                        ; lpm_divide_45m      ; work         ;
;             |sign_div_unsign_7nh:divider|       ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_k2f:divider|          ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider      ; alt_u_div_k2f       ; work         ;
;       |lpm_divide:Mod1|                         ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_45m:auto_generated|        ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                        ; lpm_divide_45m      ; work         ;
;             |sign_div_unsign_7nh:divider|       ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_k2f:divider|          ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider      ; alt_u_div_k2f       ; work         ;
;    |T80s:cpu1|                                  ; 1299 (13)           ; 380 (12)                  ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1                                                                                                                  ; T80s                ; work         ;
;       |T80:u0|                                  ; 1286 (595)          ; 368 (210)                 ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0                                                                                                           ; T80                 ; work         ;
;          |T80_ALU:alu|                          ; 187 (187)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu                                                                                               ; T80_ALU             ; work         ;
;          |T80_MCode:mcode|                      ; 371 (371)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_MCode:mcode                                                                                           ; T80_MCode           ; work         ;
;          |T80_Reg:Regs|                         ; 133 (133)           ; 158 (158)                 ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs                                                                                              ; T80_Reg             ; work         ;
;             |altsyncram:RegsH_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                                                       ; altsyncram          ; work         ;
;                |altsyncram_6tm1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                        ; altsyncram_6tm1     ; work         ;
;             |altsyncram:RegsL_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                                                       ; altsyncram          ; work         ;
;                |altsyncram_6tm1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                        ; altsyncram_6tm1     ; work         ;
;    |Z80_CMON_ROM:rom1|                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1                                                                                                          ; Z80_CMON_ROM        ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component                                                                          ; altsyncram          ; work         ;
;          |altsyncram_qae1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_qae1:auto_generated                                           ; altsyncram_qae1     ; work         ;
;    |bufferedUART:io1|                           ; 121 (121)           ; 81 (81)                   ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io1                                                                                                           ; bufferedUART        ; work         ;
;       |altsyncram:rxBuffer_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                                                                 ; altsyncram          ; work         ;
;          |altsyncram_jik1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated                                                  ; altsyncram_jik1     ; work         ;
;    |bufferedUART:io4|                           ; 116 (116)           ; 81 (81)                   ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io4                                                                                                           ; bufferedUART        ; work         ;
;       |altsyncram:rxBuffer_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io4|altsyncram:rxBuffer_rtl_0                                                                                 ; altsyncram          ; work         ;
;          |altsyncram_jik1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated                                                  ; altsyncram_jik1     ; work         ;
;    |sd_controller:sd1|                          ; 304 (304)           ; 218 (218)                 ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|sd_controller:sd1                                                                                                          ; sd_controller       ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_a1h1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; ../../Components/TERMINAL/CGAFontBold.HEX ;
; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                      ;
; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                      ;
; SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0|altsyncram_jfk1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                      ;
; SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ALTSYNCRAM                      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096  ; ../Components/TERMINAL/keymap.hex         ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                      ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                      ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_qae1:auto_generated|ALTSYNCRAM                                           ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; ../ROMS/Z80/CMON32.HEX                    ;
; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                      ;
; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.receive_ocr_wait ; return_state.send_regreq ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.cardsel ; return_state.cmd58 ; return_state.poll_cmd ; return_state.acmd41 ; return_state.cmd55 ; return_state.cmd8 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 1                 ; 0                 ; 1                ;
; return_state.cmd8              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 1                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 1                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.acmd41            ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 1                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 1                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd58             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 1                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cardsel           ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_regreq       ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 1                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_ocr_wait  ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.receive_ocr_wait ; state.send_regreq ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.cardsel ; state.cmd58 ; state.poll_cmd ; state.acmd41 ; state.cmd55 ; state.cmd8 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 1          ; 0          ; 1         ;
; state.cmd8              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 1          ; 0          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 1           ; 0          ; 0          ; 0          ; 1         ;
; state.acmd41            ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 1            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 1              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cmd58             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 1           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cardsel           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_regreq       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 1                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_ocr_wait  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io4|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io4|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState                                                                                                                                                                                                                                                                         ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|escState                                                                                       ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------+----------------------------------------------------+
; Register name                                    ; Reason for Removal                                 ;
+--------------------------------------------------+----------------------------------------------------+
; sd_controller:sd1|clkCount[0..5]                 ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|OldNMI_n                        ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|BusReq_s                        ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|BusAck                          ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|NMI_s                           ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|NMICycle                        ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|startAddr[1..3]            ; Merged with SBCTextDisplayRGB:io2|startAddr[0]     ;
; BRG:brg4|reload[12..15]                          ; Merged with BRG:brg4|reload[11]                    ;
; BRG:brg4|reload[2]                               ; Merged with BRG:brg4|reload[0]                     ;
; SBCTextDisplayRGB:io2|ps2WriteByte[5..7]         ; Merged with SBCTextDisplayRGB:io2|ps2WriteByte[3]  ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[4..7]        ; Merged with SBCTextDisplayRGB:io2|ps2WriteByte2[3] ;
; BRG:brg1|reload[12..15]                          ; Merged with BRG:brg1|reload[11]                    ;
; BRG:brg1|reload[2]                               ; Merged with BRG:brg1|reload[0]                     ;
; sd_controller:sd1|HighSpeed                      ; Lost fanout                                        ;
; BRG:brg4|reload[11]                              ; Stuck at GND due to stuck port data_in             ;
; BRG:brg1|reload[11]                              ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|pixelClockCount[1..3]      ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|escState.none              ; Lost fanout                                        ;
; SBCTextDisplayRGB:io2|escState.processingParams  ; Lost fanout                                        ;
; sd_controller:sd1|return_state.cmd58             ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.init              ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.read_block_cmd    ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_byte      ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_byte_wait ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_ocr_wait  ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.send_cmd          ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.send_regreq       ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_byte  ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_cmd   ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_data  ; Merged with sd_controller:sd1|return_state.cmd0    ;
; SBCTextDisplayRGB:io2|startAddr[0]               ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|return_state.cmd0              ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io1|rxInPointer[4,5]                ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io4|rxInPointer[4,5]                ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io1|rxReadPointer[5]                ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io4|rxReadPointer[5]                ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|kbReadPointer[3]           ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|cmd_out[0]                     ; Stuck at VCC due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|kbInPointer[3]             ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 61           ;                                                    ;
+--------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------------------+---------------------------+----------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------+---------------------------+----------------------------------------+
; sd_controller:sd1|clkCount[0]   ; Stuck at GND              ; sd_controller:sd1|cmd_out[0]           ;
;                                 ; due to stuck port data_in ;                                        ;
; T80s:cpu1|T80:u0|BusReq_s       ; Stuck at GND              ; T80s:cpu1|T80:u0|BusAck                ;
;                                 ; due to stuck port data_in ;                                        ;
; bufferedUART:io1|rxInPointer[4] ; Stuck at GND              ; bufferedUART:io1|rxReadPointer[5]      ;
;                                 ; due to stuck port data_in ;                                        ;
; bufferedUART:io4|rxInPointer[4] ; Stuck at GND              ; bufferedUART:io4|rxReadPointer[5]      ;
;                                 ; due to stuck port data_in ;                                        ;
+---------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1214  ;
; Number of registers using Synchronous Clear  ; 311   ;
; Number of registers using Synchronous Load   ; 55    ;
; Number of registers using Asynchronous Clear ; 310   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 842   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; SBCTextDisplayRGB:io2|dispAttWRData[0]      ; 5       ;
; SBCTextDisplayRGB:io2|dispAttWRData[1]      ; 5       ;
; SBCTextDisplayRGB:io2|dispAttWRData[2]      ; 5       ;
; SBCTextDisplayRGB:io2|dispAttWRData[3]      ; 3       ;
; MMU4:MemoryManagement|mmu_entry[1].frame[0] ; 1       ;
; MMU4:MemoryManagement|mmu_entry[3].frame[0] ; 1       ;
; MMU4:MemoryManagement|mmu_entry[2].frame[1] ; 1       ;
; MMU4:MemoryManagement|mmu_entry[3].frame[1] ; 1       ;
; T80s:cpu1|WR_n                              ; 2       ;
; T80s:cpu1|MREQ_n                            ; 2       ;
; T80s:cpu1|RD_n                              ; 2       ;
; sd_controller:sd1|sdCS                      ; 2       ;
; sd_controller:sd1|cmd_mode                  ; 2       ;
; T80s:cpu1|T80:u0|SP[0]                      ; 4       ;
; T80s:cpu1|T80:u0|MCycle[0]                  ; 85      ;
; T80s:cpu1|T80:u0|F[0]                       ; 13      ;
; T80s:cpu1|T80:u0|F[6]                       ; 10      ;
; T80s:cpu1|T80:u0|F[7]                       ; 7       ;
; T80s:cpu1|T80:u0|F[2]                       ; 9       ;
; T80s:cpu1|T80:u0|SP[1]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[2]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[3]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[4]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[5]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[6]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[7]                      ; 4       ;
; T80s:cpu1|T80:u0|ACC[0]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[8]                      ; 4       ;
; T80s:cpu1|T80:u0|ACC[1]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[9]                      ; 4       ;
; T80s:cpu1|T80:u0|ACC[2]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[10]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[3]                     ; 8       ;
; T80s:cpu1|T80:u0|SP[11]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[4]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[12]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[5]                     ; 8       ;
; T80s:cpu1|T80:u0|SP[13]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[6]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[14]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[7]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[15]                     ; 4       ;
; SBCTextDisplayRGB:io2|cursorOn              ; 1       ;
; sd_controller:sd1|led_on_count[3]           ; 2       ;
; sd_controller:sd1|led_on_count[7]           ; 2       ;
; sd_controller:sd1|led_on_count[6]           ; 2       ;
; sd_controller:sd1|init_busy                 ; 4       ;
; T80s:cpu1|IORQ_n                            ; 3       ;
; T80s:cpu1|T80:u0|F[4]                       ; 6       ;
; T80s:cpu1|T80:u0|F[1]                       ; 16      ;
; T80s:cpu1|T80:u0|Fp[0]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[6]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[7]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[2]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[0]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[1]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[2]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[3]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[4]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[5]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[6]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[7]                      ; 1       ;
; sd_controller:sd1|response_mode             ; 3       ;
; SBCTextDisplayRGB:io2|ps2ClkOut             ; 2       ;
; SBCTextDisplayRGB:io2|ps2DataOut            ; 3       ;
; T80s:cpu1|T80:u0|Fp[4]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[1]                      ; 1       ;
; T80s:cpu1|T80:u0|F[5]                       ; 2       ;
; T80s:cpu1|T80:u0|F[3]                       ; 2       ;
; BRG:brg1|reload[0]                          ; 1       ;
; BRG:brg1|reload[3]                          ; 1       ;
; bufferedUART:io1|rxdFiltered                ; 12      ;
; BRG:brg4|reload[0]                          ; 1       ;
; BRG:brg4|reload[3]                          ; 1       ;
; bufferedUART:io4|rxdFiltered                ; 12      ;
; SBCTextDisplayRGB:io2|attBold               ; 3       ;
; SBCTextDisplayRGB:io2|n_kbWR                ; 22      ;
; SBCTextDisplayRGB:io2|ps2WriteByte[0]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[1]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[2]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[3]       ; 3       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[4]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2PrevClk            ; 5       ;
; SBCTextDisplayRGB:io2|ps2ClkFiltered        ; 7       ;
; T80s:cpu1|T80:u0|Fp[5]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[3]                      ; 1       ;
; T80s:cpu1|T80:u0|M1_n                       ; 2       ;
; BRG:brg1|BaudReg[0]                         ; 10      ;
; BRG:brg1|BaudReg[2]                         ; 10      ;
; BRG:brg1|BaudReg[1]                         ; 8       ;
; BRG:brg4|BaudReg[0]                         ; 10      ;
; BRG:brg4|BaudReg[2]                         ; 10      ;
; BRG:brg4|BaudReg[1]                         ; 8       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[0]      ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[1]      ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[2]      ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[3]      ; 3       ;
; Total number of inverted registers = 97     ;         ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[0]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[1]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[2]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[3]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[4]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[5]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[6]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[7]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[8]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[9]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[10] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[11] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[12] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[13] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[14] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[0]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[1]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[2]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[3]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[4]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[5]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[6]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[7]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[8]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[9]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[10] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[11] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[12] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[13] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[14] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
+------------------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+---------------------------------+-------------------------------------------+------+
; Register Name                   ; Megafunction                              ; Type ;
+---------------------------------+-------------------------------------------+------+
; T80s:cpu1|T80:u0|RegAddrC[0..2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ; RAM  ;
+---------------------------------+-------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2Byte[4]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ALU_Op_r[0]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charVert[1]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|counter[15]                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Microcomputer|BRG:brg4|counter[2]                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|counter[15]                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Microcomputer|BRG:brg1|counter[2]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|Read_To_Reg_r[3]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|R[6]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelCount[0]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charHoriz[2]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|dataOut[3]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|dataOut[0]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|reload[9]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|reload[10]                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param4[1]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelClockCount[3]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TState[1]                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param1[1]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param2[1]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param3[2]                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWatchdogTimer[18]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2ClkCount[0]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbInPointer[3]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|XY_State[1]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|MCycle[2]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charScanLine[3]                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io4|rxClockCount[3]                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|rxClockCount[0]                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteClkCount[0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|IR[7]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ISet[0]                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[6]                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[3]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[14]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io4|rxBitCount[2]                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|rxBitCount[2]                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[53]                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io4|txBitCount[2]                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io4|txBuffer[3]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|dispCharWRData[1]                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|txBitCount[2]                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txBuffer[2]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|BusA[1]                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|BusB[3]                                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io4|txClockCount[1]                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txClockCount[4]                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoR1                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[5]                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|recv_data[21]                           ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[8]                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[9]                              ;
; 8:1                ; 26 bits   ; 130 LEs       ; 0 LEs                ; 130 LEs                ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWriteTimer[17]                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|startAddr[9]                        ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|\fsm:byte_counter[6]                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoR0                             ;
; 9:1                ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|data_sig[2]                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|\fsm:byte_counter[0]                    ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|PC[2]                                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|A[7]                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|PC[8]                                    ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|A[10]                                    ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHorizRestore[0]               ;
; 13:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVertRestore[1]                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|paramCount[2]                       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|\fsm:bit_counter[7]                     ;
; 37:1               ; 3 bits    ; 72 LEs        ; 42 LEs               ; 30 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHoriz[1]                      ;
; 38:1               ; 4 bits    ; 100 LEs       ; 56 LEs               ; 44 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHoriz[5]                      ;
; 41:1               ; 3 bits    ; 81 LEs        ; 36 LEs               ; 45 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVert[2]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|BaudReg[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|BaudReg[2]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|DO[4]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|SP[2]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|SP[14]                                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteByte[3]                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ACC[6]                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|F[5]                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Microcomputer|MMU4:MemoryManagement|Mux1                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[1]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegAddrC                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[1]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|dispState                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|Mux9                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[6]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegDIL[7]                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux30                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux0                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegAddrA[1]                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Microcomputer|cpuDataIn[3]                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io4|Selector34                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io4|Selector10                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|escState.processingParams           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|escState.processingAdditionalParams ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector35                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector12                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[2]                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Microcomputer|cpuDataIn[7]                                              ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegWEH                                   ;
; 9:1                ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|dispState                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[7]                              ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|return_state.send_regreq                ;
; 15:1               ; 9 bits    ; 90 LEs        ; 54 LEs               ; 36 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector99                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector92                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_qae1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_a1h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0|altsyncram_jfk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; mode           ; 1     ; Signed Integer                ;
; t2write        ; 1     ; Signed Integer                ;
; iowait         ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; mode           ; 1     ; Signed Integer                       ;
; iowait         ; 0     ; Signed Integer                       ;
; flag_c         ; 0     ; Signed Integer                       ;
; flag_n         ; 1     ; Signed Integer                       ;
; flag_p         ; 2     ; Signed Integer                       ;
; flag_x         ; 3     ; Signed Integer                       ;
; flag_h         ; 4     ; Signed Integer                       ;
; flag_y         ; 5     ; Signed Integer                       ;
; flag_z         ; 6     ; Signed Integer                       ;
; flag_s         ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                       ;
; flag_c         ; 0     ; Signed Integer                                       ;
; flag_n         ; 1     ; Signed Integer                                       ;
; flag_p         ; 2     ; Signed Integer                                       ;
; flag_x         ; 3     ; Signed Integer                                       ;
; flag_h         ; 4     ; Signed Integer                                       ;
; flag_y         ; 5     ; Signed Integer                                       ;
; flag_z         ; 6     ; Signed Integer                                       ;
; flag_s         ; 7     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; flag_c         ; 0     ; Signed Integer                                   ;
; flag_n         ; 1     ; Signed Integer                                   ;
; flag_p         ; 2     ; Signed Integer                                   ;
; flag_x         ; 3     ; Signed Integer                                   ;
; flag_h         ; 4     ; Signed Integer                                   ;
; flag_y         ; 5     ; Signed Integer                                   ;
; flag_z         ; 6     ; Signed Integer                                   ;
; flag_s         ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Z80_CMON_ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------+
; Parameter Name                     ; Value                  ; Type                             ;
+------------------------------------+------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                          ;
; OPERATION_MODE                     ; ROM                    ; Untyped                          ;
; WIDTH_A                            ; 8                      ; Signed Integer                   ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                   ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                          ;
; WIDTH_B                            ; 1                      ; Untyped                          ;
; WIDTHAD_B                          ; 1                      ; Untyped                          ;
; NUMWORDS_B                         ; 1                      ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                          ;
; BYTE_SIZE                          ; 8                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                          ;
; INIT_FILE                          ; ../ROMS/Z80/CMON32.HEX ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_qae1        ; Untyped                          ;
+------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2 ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 1        ; Signed Integer                   ;
; colour_atts_enabled  ; 1        ; Signed Integer                   ;
; vert_chars           ; 25       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1600     ; Signed Integer                   ;
; display_top_scanline ; 75       ; Signed Integer                   ;
; display_left_clock   ; 288      ; Signed Integer                   ;
; vert_scanlines       ; 525      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                  ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                       ;
+------------------------------------+-----------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                    ;
; WIDTH_A                            ; 8                                 ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                                 ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                               ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                    ;
; WIDTH_B                            ; 1                                 ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                    ;
; INIT_FILE                          ; ../Components/TERMINAL/keymap.hex ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fjf1                   ; Untyped                                    ;
+------------------------------------+-----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                             ;
; WIDTH_A                            ; 8                                         ; Signed Integer                                      ;
; WIDTHAD_A                          ; 11                                        ; Signed Integer                                      ;
; NUMWORDS_A                         ; 2048                                      ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; WIDTH_B                            ; 1                                         ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                             ;
; INIT_FILE                          ; ../../Components/TERMINAL/CGAFontBold.HEX ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_a1h1                           ; Untyped                                             ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_con2      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_con2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_controller:sd1 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; clkedge_divider ; 100   ; Signed Integer                       ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io4|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jik1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Untyped                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 8                    ; Untyped                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_jfk1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jik1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 3                    ; Untyped                                   ;
; NUMWORDS_A                         ; 8                    ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 3                    ; Untyped                                   ;
; NUMWORDS_B                         ; 8                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 3                    ; Untyped                                   ;
; NUMWORDS_A                         ; 8                    ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 3                    ; Untyped                                   ;
; NUMWORDS_B                         ; 8                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                          ;
; Entity Instance                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                    ;
; Entity Instance                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io4"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                ;
; wren_a ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                              ;
; wren_a ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2"                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io1"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1|T80:u0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1214                        ;
;     CLR               ; 136                         ;
;     ENA               ; 472                         ;
;     ENA CLR           ; 135                         ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 23                          ;
;     ENA SCLR          ; 196                         ;
;     SCLR              ; 77                          ;
;     SCLR SLD          ; 22                          ;
;     SLD               ; 2                           ;
;     plain             ; 135                         ;
; arriav_io_obuf        ; 10                          ;
; arriav_lcell_comb     ; 3072                        ;
;     arith             ; 470                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 296                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 26                          ;
;         5 data inputs ; 30                          ;
;     extend            ; 50                          ;
;         7 data inputs ; 50                          ;
;     normal            ; 2463                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 280                         ;
;         3 data inputs ; 355                         ;
;         4 data inputs ; 401                         ;
;         5 data inputs ; 692                         ;
;         6 data inputs ; 678                         ;
;     shared            ; 89                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 93                          ;
; stratixv_ram_block    ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 4.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 03 18:59:53 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file microcomputer.vhd
    Info (12022): Found design unit 1: Microcomputer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 90
    Info (12023): Found entity 1: Microcomputer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 100
    Info (12023): Found entity 1: T80s File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/z80/z80_cmon/z80_cmon_rom.vhd
    Info (12022): Found design unit 1: z80_cmon_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd Line: 52
    Info (12023): Found entity 1: Z80_CMON_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/previous_revisions/buffereduart_mjc.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd Line: 42
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_MJC.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd
    Info (12022): Found design unit 1: sd_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 132
    Info (12023): Found entity 1: sd_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/memory_mappers/mmu4/mmu4.vhd
    Info (12022): Found design unit 1: MMU4-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd Line: 35
    Info (12023): Found entity 1: MMU4 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMU4/MMU4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 83
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/components/terminal/keymaprom.vhd
    Info (12022): Found design unit 1: keymaprom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd Line: 52
    Info (12023): Found entity 1: keyMapRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15_cyclone_v/multicomp-mpm/components/brg/brg.vhd
    Info (12022): Found design unit 1: BRG-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/BRG/brg.vhd Line: 32
    Info (12023): Found entity 1: BRG File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/BRG/brg.vhd Line: 17
Info (12127): Elaborating entity "Microcomputer" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(72): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(73): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(74): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(75): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 75
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(76): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 76
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(77): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 77
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(78): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(122): object "n_int1" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(128): object "n_int2" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 128
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(140): object "n_int4" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 140
Info (12128): Elaborating entity "T80s" for hierarchy "T80s:cpu1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 166
Info (12128): Elaborating entity "T80" for hierarchy "T80s:cpu1|T80:u0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 115
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80s:cpu1|T80:u0|T80_MCode:mcode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 244
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80s:cpu1|T80:u0|T80_ALU:alu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 309
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80s:cpu1|T80:u0|T80_Reg:Regs" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 819
Info (12128): Elaborating entity "Z80_CMON_ROM" for hierarchy "Z80_CMON_ROM:rom1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 190
Info (12128): Elaborating entity "altsyncram" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd Line: 84
Info (12133): Instantiated megafunction "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CMON/Z80_CMON_ROM.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ROMS/Z80/CMON32.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qae1.tdf
    Info (12023): Found entity 1: altsyncram_qae1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_qae1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qae1" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_qae1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MMU4" for hierarchy "MMU4:MemoryManagement" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 198
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:io1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 218
Info (12128): Elaborating entity "BRG" for hierarchy "BRG:brg1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 236
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:io2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 246
Info (12128): Elaborating entity "keyMapRom" for hierarchy "SBCTextDisplayRGB:io2|keyMapRom:keyRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 222
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd Line: 84
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/keyMapRom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Components/TERMINAL/keymap.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fjf1.tdf
    Info (12023): Found entity 1: altsyncram_fjf1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_fjf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fjf1" for hierarchy "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CGABoldRom" for hierarchy "SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 84
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Components/TERMINAL/CGAFontBold.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1h1.tdf
    Info (12023): Found entity 1: altsyncram_a1h1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_a1h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a1h1" for hierarchy "SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_a1h1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 253
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_con2.tdf
    Info (12023): Found entity 1: altsyncram_con2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_con2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_con2" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 378
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io4|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "SBCTextDisplayRGB:io2|kbBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io1|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io4|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SBCTextDisplayRGB:io2|kbBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io1|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 333
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 334
Info (12130): Elaborated megafunction instantiation "bufferedUART:io4|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:io4|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jik1.tdf
    Info (12023): Found entity 1: altsyncram_jik1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_jik1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0"
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfk1.tdf
    Info (12023): Found entity 1: altsyncram_jfk1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_jfk1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0"
Info (12133): Instantiated megafunction "T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/altsyncram_6tm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 333
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 333
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/lpm_divide_45m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/db/alt_u_div_k2f.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 72
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 73
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 74
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 75
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 76
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 77
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 78
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register sd_controller:sd1|driveLED will power up to Low File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 127
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[7] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 565
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[6] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 565
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[3] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 565
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "cts4" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 55
    Warning (15610): No output dependent on input pin "sdRamData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/Microcomputer.vhd Line: 79
Info (21057): Implemented 3655 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 3482 logic cells
    Info (21064): Implemented 80 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4914 megabytes
    Info: Processing ended: Thu Jun 03 19:00:31 2021
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:58


