{
	"Name": "Main",
	"Doc": "All params and returns have access of type SingleSingle.\nParams occupy more than one register, returns occupy less than one register.\nThe sum of all widths is exactly two registers.\nStbAddr and AckAddr must be equal.\nElement after the proc must get next address.",
	"IsArray": false,
	"Count": 1,
	"Masters": 1,
	"Width": 32,
	"BoolConsts": null,
	"BoolListConsts": null,
	"FloatConsts": null,
	"IntConsts": null,
	"IntListConsts": null,
	"StrConsts": null,
	"Configs": null,
	"Masks": null,
	"Procs": [
		{
			"Name": "P",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Params": [
				{
					"Name": "p1",
					"Doc": "",
					"IsArray": false,
					"Count": 1,
					"Groups": null,
					"Width": 20,
					"Access": {
						"Strategy": "Single",
						"Addr": 1,
						"StartBit": 0,
						"EndBit": 19
					}
				},
				{
					"Name": "p2",
					"Doc": "",
					"IsArray": false,
					"Count": 1,
					"Groups": null,
					"Width": 12,
					"Access": {
						"Strategy": "Single",
						"Addr": 1,
						"StartBit": 20,
						"EndBit": 31
					}
				},
				{
					"Name": "p3",
					"Doc": "",
					"IsArray": false,
					"Count": 1,
					"Groups": null,
					"Width": 4,
					"Access": {
						"Strategy": "Single",
						"Addr": 2,
						"StartBit": 0,
						"EndBit": 3
					}
				},
				{
					"Name": "p4",
					"Doc": "",
					"IsArray": false,
					"Count": 1,
					"Groups": null,
					"Width": 8,
					"Access": {
						"Strategy": "Single",
						"Addr": 2,
						"StartBit": 4,
						"EndBit": 11
					}
				}
			],
			"Returns": [
				{
					"Name": "r1",
					"Doc": "",
					"IsArray": false,
					"Count": 1,
					"Groups": null,
					"Width": 7,
					"Access": {
						"Strategy": "Single",
						"Addr": 2,
						"StartBit": 12,
						"EndBit": 18
					}
				},
				{
					"Name": "r2",
					"Doc": "",
					"IsArray": false,
					"Count": 1,
					"Groups": null,
					"Width": 13,
					"Access": {
						"Strategy": "Single",
						"Addr": 2,
						"StartBit": 19,
						"EndBit": 31
					}
				}
			],
			"StbAddr": 2,
			"AckAddr": 2
		}
	],
	"Statics": [
		{
			"Name": "ID",
			"Doc": "Bus identifier.",
			"IsArray": false,
			"Count": 1,
			"Default": "x\"5c760415\"",
			"Groups": null,
			"Once": false,
			"Width": 32,
			"Access": {
				"Strategy": "Single",
				"Addr": 0,
				"StartBit": 0,
				"EndBit": 31
			}
		}
	],
	"Statuses": [
		{
			"Name": "St",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"Groups": null,
			"Once": false,
			"Width": 32,
			"Access": {
				"Strategy": "Single",
				"Addr": 3,
				"StartBit": 0,
				"EndBit": 31
			}
		}
	],
	"Streams": null,
	"Subblocks": null,
	"Sizes": {
		"BlockAligned": 4,
		"Compact": 4,
		"Own": 4
	},
	"AddrSpace": {
		"Start": 0,
		"End": 3
	}
}