
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15724 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.086 ; gain = 101.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v:1]
INFO: [Synth 8-638] synthesizing module 'cpu_design' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:1]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v:1]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (1#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v:1]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v:1]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (2#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v:1]
INFO: [Synth 8-638] synthesizing module 'mux1' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux1' (3#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-638] synthesizing module 'SgnExt' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/e.v:1]
INFO: [Synth 8-256] done synthesizing module 'SgnExt' (4#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/e.v:1]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-256] done synthesizing module 'regfile' (5#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-638] synthesizing module 'ID_EXE' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:1]
INFO: [Synth 8-256] done synthesizing module 'ID_EXE' (6#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v:8]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'EXE_MEM' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:1]
INFO: [Synth 8-256] done synthesizing module 'EXE_MEM' (9#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:1]
INFO: [Synth 8-638] synthesizing module 'Datamem' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v:1]
WARNING: [Synth 8-567] referenced signal 'mr' should be on the sensitivity list [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v:21]
INFO: [Synth 8-256] done synthesizing module 'Datamem' (10#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v:1]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (11#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'meout' does not match port width (5) of module 'MEM_WB' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:59]
WARNING: [Synth 8-689] width (1) of port connection 'MEM_W' does not match port width (68) of module 'MEM_WB' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:59]
WARNING: [Synth 8-3848] Net pc in module/entity cpu_design does not have driver. [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:4]
WARNING: [Synth 8-3848] Net rd in module/entity cpu_design does not have driver. [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:8]
INFO: [Synth 8-256] done synthesizing module 'cpu_design' (12#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'pc' does not match port width (32) of module 'cpu_design' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
INFO: [Synth 8-256] done synthesizing module 'main' (13#1) [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v:1]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port mwreg
WARNING: [Synth 8-3331] design MEM_WB has unconnected port mm2reg
WARNING: [Synth 8-3331] design MEM_WB has unconnected port meout[4]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[31]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[30]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[29]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[28]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[27]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[26]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[25]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[24]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[23]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[22]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[21]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[20]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[19]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[18]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[17]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[16]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[15]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[14]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[13]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[12]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[11]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[10]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[9]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[8]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[7]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[6]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[5]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[4]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[3]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[2]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[1]
WARNING: [Synth 8-3331] design Datamem has unconnected port mqb[0]
WARNING: [Synth 8-3331] design Datamem has unconnected port mwmem
WARNING: [Synth 8-3331] design regfile has unconnected port clk
WARNING: [Synth 8-3331] design control_unit has unconnected port op[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port op[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port op[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port op[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port op[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port op[0]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[31]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[30]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[29]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[28]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[27]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[26]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[25]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[24]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[23]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[22]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[21]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[20]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[19]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[18]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[17]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[16]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[15]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[14]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[13]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[12]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[11]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[10]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[9]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[8]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[7]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[6]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[5]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[4]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[3]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[2]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[1]
WARNING: [Synth 8-3331] design cpu_design has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.707 ; gain = 153.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.707 ; gain = 153.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.707 ; gain = 153.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5544] ROM "register" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v:8]
INFO: [Synth 8-5544] ROM "r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v:9]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 397.707 ; gain = 153.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	              109 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instruction_fetch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
Module mux1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module SgnExt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
Module ID_EXE 
Detailed RTL Component Info : 
+---Registers : 
	              109 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module EXE_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Datamem 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'cpu/id1/em2reg_reg' into 'cpu/id1/ewreg_reg' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:20]
INFO: [Synth 8-4471] merging register 'cpu/id1/ealuimm_reg' into 'cpu/id1/ewreg_reg' [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:23]
WARNING: [Synth 8-6014] Unused sequential element cpu/if1/op_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v:9]
WARNING: [Synth 8-6014] Unused sequential element cpu/id1/ID_EX_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:18]
WARNING: [Synth 8-6014] Unused sequential element cpu/id1/em2reg_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:20]
WARNING: [Synth 8-6014] Unused sequential element cpu/id1/ewmem_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:21]
WARNING: [Synth 8-6014] Unused sequential element cpu/id1/ealuimm_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:23]
WARNING: [Synth 8-6014] Unused sequential element cpu/id1/eout_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v:24]
WARNING: [Synth 8-6014] Unused sequential element cpu/em1/EXE_ME_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:15]
WARNING: [Synth 8-6014] Unused sequential element cpu/em1/mwreg_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:16]
WARNING: [Synth 8-6014] Unused sequential element cpu/em1/mm2reg_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:17]
WARNING: [Synth 8-6014] Unused sequential element cpu/em1/mwmem_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:18]
WARNING: [Synth 8-6014] Unused sequential element cpu/em1/meout_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:20]
WARNING: [Synth 8-6014] Unused sequential element cpu/em1/mqb_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:21]
WARNING: [Synth 8-6014] Unused sequential element cpu/mw1/MEM_W_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'cpu/em1/mr_reg' and it is trimmed from '32' to '6' bits. [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v:19]
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v:10]
WARNING: [Synth 8-3331] design main has unconnected port inst[31]
WARNING: [Synth 8-3331] design main has unconnected port inst[30]
WARNING: [Synth 8-3331] design main has unconnected port inst[29]
WARNING: [Synth 8-3331] design main has unconnected port inst[28]
WARNING: [Synth 8-3331] design main has unconnected port inst[27]
WARNING: [Synth 8-3331] design main has unconnected port inst[26]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\pc_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/alu/r_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rs_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rs_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rs_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rs_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rs_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rt_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rt_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rt_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rt_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/rt_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ewreg_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/if1/imm_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/ee_out_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cpu/id1/eqb_reg[23]) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.793 ; gain = 287.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.793 ; gain = 287.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |FDRE   |    30|
|5     |IBUF   |     1|
|6     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    73|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 271 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 541.320 ; gain = 296.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 642.551 ; gain = 410.109
INFO: [Common 17-1381] The checkpoint 'C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 642.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 19:07:06 2018...
