0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sim_1/new/tb_16_to_4_tree.vhd,1678978906,vhdl,,,,tb_16_to_4_tree,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/OR2.vhd,1678957840,vhdl,,,,or2,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/choice.vhd,1678958546,vhdl,,,,choice,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd,1678965022,vhdl,,,,improved_16_to_4_priority_encoder,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd,1678958256,vhdl,,,,pr_encoder,,,,,,,,
