

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 14:49:17 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        Flatten
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |        6|        6|         4|          1|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 8 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 9 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrix_mult.cpp:5]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 19 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %indvar_flatten1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%icmp_ln114 = phi i1 0, void %entry, i1 %icmp_ln11, void %for.inc22" [matrix_mult.cpp:11]   --->   Operation 21 'phi' 'icmp_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i2 %indvar_flatten1" [matrix_mult.cpp:8]   --->   Operation 22 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [matrix_mult.cpp:8]   --->   Operation 23 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [matrix_mult.cpp:9]   --->   Operation 24 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "%add_ln8 = add i2 %i2_load, i2 1" [matrix_mult.cpp:8]   --->   Operation 25 'add' 'add_ln8' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.81ns)   --->   "%select_ln9 = select i1 %icmp_ln114, i2 0, i2 %j3_load" [matrix_mult.cpp:9]   --->   Operation 26 'select' 'select_ln9' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.81ns)   --->   "%i = select i1 %icmp_ln114, i2 %add_ln8, i2 %i2_load" [matrix_mult.cpp:8]   --->   Operation 27 'select' 'i' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i" [matrix_mult.cpp:8]   --->   Operation 28 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = shl i2 %i, i2 1" [matrix_mult.cpp:8]   --->   Operation 29 'shl' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %empty_4" [matrix_mult.cpp:8]   --->   Operation 30 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %tmp_cast" [matrix_mult.cpp:8]   --->   Operation 31 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 1" [matrix_mult.cpp:8]   --->   Operation 32 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %tmp_1" [matrix_mult.cpp:8]   --->   Operation 33 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %tmp_1_cast" [matrix_mult.cpp:8]   --->   Operation 34 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.75ns)   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:8]   --->   Operation 35 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 36 [2/2] (1.75ns)   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:8]   --->   Operation 36 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i2 %select_ln9" [matrix_mult.cpp:11]   --->   Operation 37 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln11" [matrix_mult.cpp:15]   --->   Operation 38 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i2, i2 %select_ln9, i2 1" [matrix_mult.cpp:15]   --->   Operation 39 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.80ns)   --->   "%xor_ln15 = xor i1 %bit_sel, i1 1" [matrix_mult.cpp:15]   --->   Operation 40 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i2 %select_ln9" [matrix_mult.cpp:15]   --->   Operation 41 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln15, i1 %trunc_ln15" [matrix_mult.cpp:15]   --->   Operation 42 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %add_ln" [matrix_mult.cpp:15]   --->   Operation 43 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln15" [matrix_mult.cpp:15]   --->   Operation 44 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.75ns)   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:15]   --->   Operation 45 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 46 [2/2] (1.75ns)   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:15]   --->   Operation 46 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (1.20ns)   --->   "%j = add i2 %select_ln9, i2 1" [matrix_mult.cpp:11]   --->   Operation 47 'add' 'j' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.20ns)   --->   "%add_ln8_1 = add i2 %indvar_flatten1_load, i2 1" [matrix_mult.cpp:8]   --->   Operation 48 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.20ns)   --->   "%icmp_ln11 = icmp_eq  i2 %j, i2 2" [matrix_mult.cpp:11]   --->   Operation 49 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.20ns)   --->   "%icmp_ln8 = icmp_eq  i2 %indvar_flatten1_load, i2 3" [matrix_mult.cpp:8]   --->   Operation 50 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.32ns)   --->   "%store_ln11 = store i2 %j, i2 %j3" [matrix_mult.cpp:11]   --->   Operation 51 'store' 'store_ln11' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 52 [1/1] (1.32ns)   --->   "%store_ln8 = store i2 %i, i2 %i2" [matrix_mult.cpp:8]   --->   Operation 52 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 53 [1/1] (1.32ns)   --->   "%store_ln8 = store i2 %add_ln8_1, i2 %indvar_flatten1" [matrix_mult.cpp:8]   --->   Operation 53 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc22, void %for.end24" [matrix_mult.cpp:8]   --->   Operation 54 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 55 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:8]   --->   Operation 55 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:8]   --->   Operation 56 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:15]   --->   Operation 57 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 58 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:15]   --->   Operation 58 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 59 [1/1] (6.88ns)   --->   "%mul_ln15 = mul i32 %B_load_1, i32 %A_load_1" [matrix_mult.cpp:15]   --->   Operation 59 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (6.88ns)   --->   "%mul_ln15_1 = mul i32 %B_load, i32 %A_load" [matrix_mult.cpp:15]   --->   Operation 60 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.20ns)   --->   "%add_ln17 = add i2 %empty_4, i2 %select_ln9" [matrix_mult.cpp:17]   --->   Operation 63 'add' 'add_ln17' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %add_ln17" [matrix_mult.cpp:17]   --->   Operation 64 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln17" [matrix_mult.cpp:17]   --->   Operation 65 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [matrix_mult.cpp:11]   --->   Operation 66 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.18ns)   --->   "%ABij = add i32 %mul_ln15, i32 %mul_ln15_1" [matrix_mult.cpp:15]   --->   Operation 67 'add' 'ABij' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln17 = store i32 %ABij, i2 %AB_addr" [matrix_mult.cpp:17]   --->   Operation 68 'store' 'store_ln17' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 69 [1/1] (1.32ns)   --->   "%ret_ln20 = ret" [matrix_mult.cpp:20]   --->   Operation 69 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 1.32>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.094ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i2' [15]  (1.324 ns)
	'load' operation 2 bit ('i2_load', matrix_mult.cpp:8) on local variable 'i2' [21]  (0.000 ns)
	'add' operation 2 bit ('add_ln8', matrix_mult.cpp:8) [23]  (1.202 ns)
	'select' operation 2 bit ('i', matrix_mult.cpp:8) [27]  (0.813 ns)
	'shl' operation 2 bit ('empty_4', matrix_mult.cpp:8) [29]  (0.000 ns)
	'getelementptr' operation 2 bit ('A_addr', matrix_mult.cpp:8) [31]  (0.000 ns)
	'load' operation 32 bit ('A_load', matrix_mult.cpp:8) on array 'A' [35]  (1.755 ns)

 <State 2>: 1.755ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load', matrix_mult.cpp:8) on array 'A' [35]  (1.755 ns)

 <State 3>: 6.880ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln15', matrix_mult.cpp:15) [51]  (6.880 ns)

 <State 4>: 3.935ns
The critical path consists of the following:
	'add' operation 32 bit ('ABij', matrix_mult.cpp:15) [53]  (2.180 ns)
	'store' operation 0 bit ('store_ln17', matrix_mult.cpp:17) of variable 'ABij', matrix_mult.cpp:15 on array 'AB' [54]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
