#BEGIN_LEGAL
#
#Copyright (c) 2019 Intel Corporation
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#  
#END_LEGAL
# ====     ====  =========               ==========    ==============
#                                        default
# name     type  bit-width               visibility    behavior
# ====     ====  =========               ==========    ==============
REXRR      SCALAR xed_bits_t 1           SUPPRESSED    NOPRINT INTERNAL DO EO
VEXDEST4   SCALAR xed_bits_t 1           SUPPRESSED    NOPRINT INTERNAL DO EO

# bit3 of the immediate field used as high bit of register source
ESRC3      SCALAR xed_bits_t 1           SUPPRESSED    NOPRINT INTERNAL DO EO
MASK       SCALAR xed_bits_t 3           SUPPRESSED    NOPRINT INTERNAL DO EO

ROUNDC        SCALAR xed_bits_t  3       SUPPRESSED NOPRINT INTERNAL DO EO
SAE           SCALAR xed_bits_t  1       SUPPRESSED NOPRINT INTERNAL DO EO

UBIT   SCALAR        xed_bits_t  1 SUPPRESSED NOPRINT INTERNAL DO EO

# for the loadunpack and pack store instructions where 
# we do not scale displacement by the number of elements..
NO_SCALE_DISP8 SCALAR xed_bits_t 1       SUPPRESSED NOPRINT INTERNAL DO EO

TYPE           SCALAR xed_operand_element_type_enum_t  4 SUPPRESSED NOPRINT INTERNAL DO EO
