
synpwrap -msg -prj "lcd200_lcd200_synplify.tcl" -log "lcd200_lcd200.srf"
Copyright (C) 1992-2015 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.6.0.83.4
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of lcd200_lcd200.srf
#Build: Synplify Pro J-2015.03L-SP1, Build 123R, Aug 18 2015
#install: C:\lscc\diamond\3.6_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ISCGAB

#Implementation: lcd200

Synopsys HDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.6_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Gabriela\Desktop\PracticasG\lcd00\toplcd00.vhdl":9:7:9:14|Top entity is set to toplcd00.
File C:\lscc\diamond\3.6_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\osc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\packageosc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\toposc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\contconfig00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\contw00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\packagelcd00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\toplcd00.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl changed - recompiling
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\toplcd00.vhdl":9:7:9:14|Synthesizing work.toplcd00.toplcd0 
@W: CD638 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\toplcd00.vhdl":28:19:28:26|Signal sinflagx is undriven 
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":8:7:8:17|Synthesizing work.bufferlcd00.bufferlcd0 
@W: CG296 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":28:9:28:15|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":31:20:31:31|Referenced variable inwordconfig is not in sensitivity list
@W: CG290 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":38:10:38:13|Referenced variable rswb is not in sensitivity list
@W: CG290 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":37:10:37:13|Referenced variable rwwb is not in sensitivity list
@W: CG290 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":33:10:33:13|Referenced variable rscb is not in sensitivity list
@W: CG290 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":32:10:32:13|Referenced variable rwcb is not in sensitivity list
@W: CG290 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":36:20:36:30|Referenced variable inwordwrite is not in sensitivity list
Post processing for work.bufferlcd00.bufferlcd0
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":30:4:30:5|Latch generated from process for signal outwordbuff(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":30:4:30:5|Latch generated from process for signal RWbb; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":30:4:30:5|Latch generated from process for signal RSbb; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\bufferlcd00.vhdl":30:4:30:5|Latch generated from process for signal ENbb; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":10:7:10:13|Synthesizing work.write00.write0 
@W: CD434 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":85:18:85:21|Signal clkw in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":85:24:85:29|Signal resetw in the sensitivity list is not used in the process
@W: CG296 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":85:10:85:16|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":88:11:88:17|Referenced variable inflagw is not in sensitivity list
Post processing for work.write00.write0
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":88:6:88:9|Latch generated from process for signal outwordw(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":88:6:88:9|Latch generated from process for signal outFlagw; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\contw00.vhdl":10:7:10:13|Synthesizing work.contw00.contw0 
@W: CD434 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\contw00.vhdl":25:22:25:28|Signal resetcw in the sensitivity list is not used in the process
Post processing for work.contw00.contw0
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":8:7:8:14|Synthesizing work.config00.config0 
@W: CD434 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":23:19:23:22|Signal clkc in the sensitivity list is not used in the process
Post processing for work.config00.config0
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":25:5:25:8|Latch generated from process for signal outWordc(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":25:5:25:8|Latch generated from process for signal outFlagc; possible missing assignment in an if or case statement.
@W: CL111 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":25:5:25:8|All reachable assignments to RWc assign '0'; register removed by optimization
@W: CL111 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":25:5:25:8|All reachable assignments to RSc assign '0'; register removed by optimization
@W: CL117 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":25:5:25:8|Latch generated from process for signal ENc; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\contconfig00.vhdl":10:7:10:18|Synthesizing work.contconfig00.contconfig0 
@N: CD364 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\contconfig00.vhdl":33:6:33:10|Removed redundant assignment
Post processing for work.contconfig00.contconfig0
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\toposc00.vhdl":9:7:9:14|Synthesizing work.toposc00.toposc0 
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\div00.vhdl":10:7:10:11|Synthesizing work.div00.div0 
Post processing for work.div00.div0
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\osc00.vhdl":8:7:8:11|Synthesizing work.osc00.osc0 
@W: CD276 :"C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box 
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposc00.toposc0
Post processing for work.toplcd00.toplcd0
@W: CL260 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":25:5:25:8|Pruning register bit 7 of outWordc(7 downto 6)  
@W: CL159 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\config00.vhdl":10:7:10:10|Input clkc is unused
@W: CL138 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\contw00.vhdl":27:4:27:5|Removing register 'RWcw' because it is only assigned 0 or its original value.
@W: CL189 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\contw00.vhdl":27:4:27:5|Register bit RScw is always 1, optimizing ...
@W: CL159 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\contw00.vhdl":13:4:13:10|Input resetcw is unused
@W: CL159 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":12:7:12:10|Input clkw is unused
@W: CL159 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":13:4:13:9|Input resetw is unused
@W: CL159 :"C:\Users\Gabriela\Desktop\PracticasG\lcd00\write00.vhdl":14:4:14:6|Input ENx is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:54:26 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
File C:\Users\Gabriela\Desktop\PracticasG\lcd2\lcd200\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:54:26 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:54:26 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
File C:\Users\Gabriela\Desktop\PracticasG\lcd2\lcd200\synwork\lcd200_lcd200_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:54:28 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Gabriela\Desktop\PracticasG\lcd2\lcd200\lcd200_lcd200_scck.rpt 
Printing clock  summary report in "C:\Users\Gabriela\Desktop\PracticasG\lcd2\lcd200\lcd200_lcd200_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":35:8:35:28|Net LCD06.pbuff\.un2_inflagbuffwrite appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":93:10:93:27|Net LCD05.pwrite\.un1_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":88:6:88:9|Net LCD05.un2_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_4 appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist toplcd00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Summary
*****************

Start                            Requested     Requested     Clock                                           Clock              
Clock                            Frequency     Period        Type                                            Group              
--------------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                                          system_clkgroup    
div00|outdiv_derived_clock       2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0
================================================================================================================================

@W: MT531 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Found signal identified as System clock which controls 29 sequential elements including LCD03.outWordc_1[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\gabriela\desktop\practicasg\lcd00\div00.vhdl":22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including LCD01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:54:29 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MO171 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":30:4:30:5|Sequential instance LCD06.RWbb reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":35:8:35:28|Net LCD06.pbuff\.un2_inflagbuffwrite appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":93:10:93:27|Net LCD05.pwrite\.un1_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":88:6:88:9|Net LCD05.un2_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_4 appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: FX214 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":99:18:99:21|Generating ROM LCD05.pwrite\.outwordw_2[7:0]

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   471.32ns		  75 /        37

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contconfig00.vhdl":23:5:23:6|Boundary register LCD02.outcc_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contconfig00.vhdl":23:5:23:6|Boundary register LCD02.outcc_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contconfig00.vhdl":23:5:23:6|Boundary register LCD02.outcc_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contconfig00.vhdl":23:5:23:6|Boundary register LCD02.outcc_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contconfig00.vhdl":23:5:23:6|Boundary register LCD02.outcc_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contconfig00.vhdl":23:5:23:6|Boundary register LCD02.outcc_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":27:4:27:5|Boundary register LCD04.outcontcw_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":27:4:27:5|Boundary register LCD04.outcontcw_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":27:4:27:5|Boundary register LCD04.outcontcw_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":27:4:27:5|Boundary register LCD04.outcontcw_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":27:4:27:5|Boundary register LCD04.outcontcw_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":27:4:27:5|Boundary register LCD04.outcontcw_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
12 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
15 instances converted, 28 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0013       LCD01.OS00.OSCInst0     OSCH                   37         LCD04.ENcw     
===========================================================================================
======================================================== Gated/Generated Clocks =========================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance         Explanation              
-----------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       LCD05.un2_incontw                   ORCALUT4               8          LCD05.outwordw_1[0]     No clocks found on inputs
@K:CKID0002       LCD03.un1_inflagc_7_0               ORCALUT4               1          LCD03.outWordc_1[4]     No clocks found on inputs
@K:CKID0003       LCD03.un1_inflagc_9_0               ORCALUT4               1          LCD03.outWordc_1[3]     No clocks found on inputs
@K:CKID0004       LCD06.pbuff.un2_inflagbuffwrite     ORCALUT4               10         LCD06.ENbb              No clocks found on inputs
@K:CKID0005       LCD03.un1_inflagc_1_0_a2            ORCALUT4               1          LCD03.ENc               No clocks found on inputs
@K:CKID0006       LCD03.un1_inflagc_2_0_a2            ORCALUT4               1          LCD03.outFlagc          No clocks found on inputs
@K:CKID0007       LCD03.un1_inflagc_7_0_a2            ORCALUT4               1          LCD03.outWordc_1[5]     No clocks found on inputs
@K:CKID0008       LCD03.un1_inflagc_8_0               ORCALUT4               1          LCD03.outWordc_1[2]     No clocks found on inputs
@K:CKID0009       LCD03.outWordc_1_RNO[1]             ORCALUT4               1          LCD03.outWordc_1[1]     No clocks found on inputs
@K:CKID0010       LCD03.outWordc_1_RNO[0]             ORCALUT4               1          LCD03.outWordc_1[0]     No clocks found on inputs
@K:CKID0011       LCD03.outWordc_1_RNO[6]             ORCALUT4               1          LCD03.outWordc_1[6]     No clocks found on inputs
@K:CKID0012       LCD04.pcw.un2_outcontcwlto5         ORCALUT4               1          LCD05.outFlagw          No clocks found on inputs
=========================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 144MB)

Writing Analyst data base C:\Users\Gabriela\Desktop\PracticasG\lcd2\lcd200\synwork\lcd200_lcd200_m.srm
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":35:8:35:28|Net LCD06.un2_inflagbuffwrite appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":88:6:88:9|Net LCD05.un2_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":33:8:33:27|Net LCD04.un2_outcontcw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_6_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.N_15_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_8_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_9_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_7_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_6_clk appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.outWordc_1_RNO[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_2_0_a2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_1_0_a2 appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)

Writing EDIF Netlist and constraint files
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":35:8:35:28|Net LCD06.un2_inflagbuffwrite appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":88:6:88:9|Net LCD05.un2_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\contw00.vhdl":33:8:33:27|Net LCD04.un2_outcontcw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_6_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.N_15_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_8_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_9_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_7_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_6_clk appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.outWordc_1_RNO[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_2_0_a2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_1_0_a2 appears to be an unidentified clock source. Assuming default frequency. 
J-2015.03L-SP1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:LCD01.OS00.osc_int"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 19:54:32 2016
#


Top view:               toplcd00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 470.998

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       102.3 MHz     480.769       9.771         470.998     inferred     Inferred_clkgroup_0
System                           1.0 MHz       457.1 MHz     1000.000      2.188         997.812     system       system_clkgroup    
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------
System                        System                        |  1000.000    997.812  |  No paths    -        |  No paths    -        |  No paths    -      
System                        osc00|osc_int_inferred_clock  |  No paths    -        |  No paths    -        |  480.769     475.088  |  No paths    -      
osc00|osc_int_inferred_clock  System                        |  No paths    -        |  No paths    -        |  No paths    -        |  480.769     478.260
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  No paths    -        |  480.769     470.998  |  No paths    -        |  No paths    -      
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                 Arrival            
Instance                Reference                        Type        Pin     Net                 Time        Slack  
                        Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------
LCD01.OS01.sdiv[12]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[12]            1.044       470.998
LCD01.OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[13]            1.044       470.998
LCD01.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[20]            1.188       471.871
LCD01.OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[17]            1.108       471.879
LCD01.OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[19]            1.108       471.879
LCD01.OS01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[18]            1.108       471.951
LCD01.OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[14]            1.044       472.015
LCD01.OS01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[15]            1.044       472.015
LCD01.OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[16]            1.044       472.015
LCD04.outcontcw[3]      osc00|osc_int_inferred_clock     FD1P3IX     Q       outcontcw0_c[3]     1.236       472.790
====================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                        Required            
Instance                Reference                        Type        Pin     Net                        Time         Slack  
                        Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------
LCD01.OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_19_0_S0     480.664      470.998
LCD01.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_19_0_S1     480.664      470.998
LCD01.OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_17_0_S0     480.664      471.141
LCD01.OS01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_17_0_S1     480.664      471.141
LCD01.OS01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_15_0_S0     480.664      471.284
LCD01.OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_15_0_S1     480.664      471.284
LCD01.OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_13_0_S0     480.664      471.426
LCD01.OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_13_0_S1     480.664      471.426
LCD01.OS01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_11_0_S0     480.664      471.569
LCD01.OS01.sdiv[12]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_11_0_S1     480.664      471.569
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      9.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     470.998

    Number of logic level(s):                15
    Starting point:                          LCD01.OS01.sdiv[12] / Q
    Ending point:                            LCD01.OS01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [falling] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [falling] on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
LCD01.OS01.sdiv[12]                   FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[12]                              Net          -        -       -         -           2         
LCD01.OS01.un1_outdiv37_5_i_o3_0      ORCALUT4     A        In      0.000     1.044       -         
LCD01.OS01.un1_outdiv37_5_i_o3_0      ORCALUT4     Z        Out     1.017     2.061       -         
N_30                                  Net          -        -       -         -           1         
LCD01.OS01.un1_outdiv37_5_i_o3        ORCALUT4     C        In      0.000     2.061       -         
LCD01.OS01.un1_outdiv37_5_i_o3        ORCALUT4     Z        Out     1.017     3.077       -         
N_34                                  Net          -        -       -         -           1         
LCD01.OS01.un1_outdiv37_5_i           ORCALUT4     C        In      0.000     3.077       -         
LCD01.OS01.un1_outdiv37_5_i           ORCALUT4     Z        Out     1.193     4.270       -         
N_22                                  Net          -        -       -         -           4         
LCD01.OS01.un1_sdiv_1_cry_0_0_RNO     ORCALUT4     B        In      0.000     4.270       -         
LCD01.OS01.un1_sdiv_1_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     5.287       -         
un1_outdiv37_i                        Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_0_0         CCU2D        B0       In      0.000     5.287       -         
LCD01.OS01.un1_sdiv_1_cry_0_0         CCU2D        COUT     Out     1.545     6.832       -         
un1_sdiv_1_cry_0                      Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_1_0         CCU2D        CIN      In      0.000     6.832       -         
LCD01.OS01.un1_sdiv_1_cry_1_0         CCU2D        COUT     Out     0.143     6.974       -         
un1_sdiv_1_cry_2                      Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_3_0         CCU2D        CIN      In      0.000     6.974       -         
LCD01.OS01.un1_sdiv_1_cry_3_0         CCU2D        COUT     Out     0.143     7.117       -         
un1_sdiv_1_cry_4                      Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_5_0         CCU2D        CIN      In      0.000     7.117       -         
LCD01.OS01.un1_sdiv_1_cry_5_0         CCU2D        COUT     Out     0.143     7.260       -         
un1_sdiv_1_cry_6                      Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_7_0         CCU2D        CIN      In      0.000     7.260       -         
LCD01.OS01.un1_sdiv_1_cry_7_0         CCU2D        COUT     Out     0.143     7.403       -         
un1_sdiv_1_cry_8                      Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_9_0         CCU2D        CIN      In      0.000     7.403       -         
LCD01.OS01.un1_sdiv_1_cry_9_0         CCU2D        COUT     Out     0.143     7.545       -         
un1_sdiv_1_cry_10                     Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_11_0        CCU2D        CIN      In      0.000     7.545       -         
LCD01.OS01.un1_sdiv_1_cry_11_0        CCU2D        COUT     Out     0.143     7.688       -         
un1_sdiv_1_cry_12                     Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_13_0        CCU2D        CIN      In      0.000     7.688       -         
LCD01.OS01.un1_sdiv_1_cry_13_0        CCU2D        COUT     Out     0.143     7.831       -         
un1_sdiv_1_cry_14                     Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_15_0        CCU2D        CIN      In      0.000     7.831       -         
LCD01.OS01.un1_sdiv_1_cry_15_0        CCU2D        COUT     Out     0.143     7.974       -         
un1_sdiv_1_cry_16                     Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_17_0        CCU2D        CIN      In      0.000     7.974       -         
LCD01.OS01.un1_sdiv_1_cry_17_0        CCU2D        COUT     Out     0.143     8.117       -         
un1_sdiv_1_cry_18                     Net          -        -       -         -           1         
LCD01.OS01.un1_sdiv_1_cry_19_0        CCU2D        CIN      In      0.000     8.117       -         
LCD01.OS01.un1_sdiv_1_cry_19_0        CCU2D        S1       Out     1.549     9.666       -         
un1_sdiv_1_cry_19_0_S1                Net          -        -       -         -           1         
LCD01.OS01.sdiv[20]                   FD1S3IX      D        In      0.000     9.666       -         
====================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                          Arrival            
Instance                Reference     Type       Pin     Net              Time        Slack  
                        Clock                                                                
---------------------------------------------------------------------------------------------
LCD05.outFlagw          System        FD1S1B     Q       outFlagw0_c      1.180       475.088
LCD03.outFlagc          System        FD1S1D     Q       inFlagcc0_c      1.260       475.457
LCD03.outWordc_1[6]     System        FD1S1D     Q       soutWordc[7]     1.044       998.028
LCD03.ENc               System        FD1S1D     Q       sENc             0.972       998.100
LCD03.outWordc_1[0]     System        FD1S1D     Q       soutWordc[0]     0.972       998.100
LCD03.outWordc_1[1]     System        FD1S1D     Q       soutWordc[1]     0.972       998.100
LCD03.outWordc_1[2]     System        FD1S1D     Q       soutWordc[2]     0.972       998.100
LCD03.outWordc_1[3]     System        FD1S1D     Q       soutWordc[3]     0.972       998.100
LCD03.outWordc_1[4]     System        FD1S1D     Q       soutWordc[4]     0.972       998.100
LCD03.outWordc_1[5]     System        FD1S1D     Q       soutWordc[5]     0.972       998.100
=============================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                       Required            
Instance               Reference     Type        Pin     Net                          Time         Slack  
                       Clock                                                                              
----------------------------------------------------------------------------------------------------------
LCD04.outcontcw[5]     System        FD1P3IX     D       un3_outcontcw_s_5_0_S0       480.664      475.088
LCD04.outcontcw[3]     System        FD1P3IX     D       un3_outcontcw_cry_3_0_S0     480.664      475.231
LCD04.outcontcw[4]     System        FD1P3IX     D       un3_outcontcw_cry_3_0_S1     480.664      475.231
LCD04.outcontcw[1]     System        FD1P3IX     D       un3_outcontcw_cry_1_0_S0     480.664      475.373
LCD04.outcontcw[2]     System        FD1P3IX     D       un3_outcontcw_cry_1_0_S1     480.664      475.373
LCD02.outcc[5]         System        FD1P3IX     D       un1_outcc_s_5_0_S0           480.664      475.457
LCD02.outcc[3]         System        FD1P3IX     D       un1_outcc_cry_3_0_S0         480.664      475.599
LCD02.outcc[4]         System        FD1P3IX     D       un1_outcc_cry_3_0_S1         480.664      475.599
LCD02.outcc[1]         System        FD1P3IX     D       un1_outcc_cry_1_0_S0         480.664      475.742
LCD02.outcc[2]         System        FD1P3IX     D       un1_outcc_cry_1_0_S1         480.664      475.742
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      5.576
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 475.088

    Number of logic level(s):                5
    Starting point:                          LCD05.outFlagw / Q
    Ending point:                            LCD04.outcontcw[5] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [falling] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
LCD05.outFlagw                  FD1S1B       Q        Out     1.180     1.180       -         
outFlagw0_c                     Net          -        -       -         -           5         
LCD04.outcontcw_0_sqmuxa        ORCALUT4     B        In      0.000     1.180       -         
LCD04.outcontcw_0_sqmuxa        ORCALUT4     Z        Out     1.017     2.197       -         
outcontcw_0_sqmuxa              Net          -        -       -         -           1         
LCD04.un3_outcontcw_cry_0_0     CCU2D        B0       In      0.000     2.197       -         
LCD04.un3_outcontcw_cry_0_0     CCU2D        COUT     Out     1.545     3.741       -         
un3_outcontcw_cry_0             Net          -        -       -         -           1         
LCD04.un3_outcontcw_cry_1_0     CCU2D        CIN      In      0.000     3.741       -         
LCD04.un3_outcontcw_cry_1_0     CCU2D        COUT     Out     0.143     3.884       -         
un3_outcontcw_cry_2             Net          -        -       -         -           1         
LCD04.un3_outcontcw_cry_3_0     CCU2D        CIN      In      0.000     3.884       -         
LCD04.un3_outcontcw_cry_3_0     CCU2D        COUT     Out     0.143     4.027       -         
un3_outcontcw_cry_4             Net          -        -       -         -           1         
LCD04.un3_outcontcw_s_5_0       CCU2D        CIN      In      0.000     4.027       -         
LCD04.un3_outcontcw_s_5_0       CCU2D        S0       Out     1.549     5.576       -         
un3_outcontcw_s_5_0_S0          Net          -        -       -         -           1         
LCD04.outcontcw[5]              FD1P3IX      D        In      0.000     5.576       -         
==============================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 37 of 6864 (1%)
Latch bits:      28
PIC Latch:       0
I/O cells:       32


Details:
CCU2D:          19
FD1P3AX:        1
FD1P3IX:        12
FD1S1AY:        10
FD1S1B:         3
FD1S1D:         15
FD1S3AX:        1
FD1S3IX:        21
FD1S3JX:        1
GSR:            1
IB:             5
IFS1P3DX:       1
INV:            4
OB:             27
ORCALUT4:       71
OSCH:           1
PUR:            1
ROM64X1A:       8
VHI:            7
VLO:            8
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 53MB peak: 146MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Fri May 27 19:54:32 2016

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/Gabriela/Desktop/PracticasG/lcd2/lcd200" -path "C:/Users/Gabriela/Desktop/PracticasG/lcd2"   "C:/Users/Gabriela/Desktop/PracticasG/lcd2/lcd200/lcd200_lcd200.edi" "lcd200_lcd200.ngo"   
edif2ngd:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to lcd200_lcd200.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.6_x64/ispfpga/xo2c00/data"  -p "C:/Users/Gabriela/Desktop/PracticasG/lcd2/lcd200" -p "C:/Users/Gabriela/Desktop/PracticasG/lcd2"  "lcd200_lcd200.ngo" "lcd200_lcd200.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'lcd200_lcd200.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD01/OS01/un1_sdiv_1_cry_19_0_COUT" arg2="LCD01/OS01/un1_sdiv_1_cry_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD01/OS01/un1_sdiv_1_cry_0_0_S0" arg2="LCD01/OS01/un1_sdiv_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD01/OS00/OSCInst0_SEDSTDBY" arg2="LCD01/OS00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD04/un3_outcontcw_s_5_0_COUT" arg2="LCD04/un3_outcontcw_s_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD04/un3_outcontcw_s_5_0_S1" arg2="LCD04/un3_outcontcw_s_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD04/un3_outcontcw_cry_0_0_S0" arg2="LCD04/un3_outcontcw_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD02/un1_outcc_s_5_0_COUT" arg2="LCD02/un1_outcc_s_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD02/un1_outcc_s_5_0_S1" arg2="LCD02/un1_outcc_s_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="LCD02/un1_outcc_cry_0_0_S0" arg2="LCD02/un1_outcc_cry_0_0_S0"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="9"  />

Design Results:
    216 blocks expanded
Complete the first expansion.
Writing 'lcd200_lcd200.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "lcd200_lcd200.ngd" -o "lcd200_lcd200_map.ncd" -pr "lcd200_lcd200.prf" -mp "lcd200_lcd200.mrp" -lpf "C:/Users/Gabriela/Desktop/PracticasG/lcd2/lcd200/lcd200_lcd200_synplify.lpf" -lpf "C:/Users/Gabriela/Desktop/PracticasG/lcd00/lcd00.lpf" -c 0            
map:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lcd200_lcd200.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="inFlagcc0_c"  />



Design Summary:
   Number of registers:     65 out of  7209 (1%)
      PFU registers:           64 out of  6864 (1%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        81 out of  3432 (2%)
      SLICEs as Logic/ROM:     81 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         19 out of  3432 (1%)
   Number of LUT4s:        153 out of  6864 (2%)
      Number used as logic LUTs:        115
      Number used as distributed RAM:     0
      Number used as ripple logic:       38
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 115 (31%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  13
     Net LCD06/un2_inflagbuffwrite: 6 loads, 6 rising, 0 falling (Driver: LCD06/pbuff.un2_inflagbuffwrite )
     Net LCD04.pcw.un2_outcontcw: 1 loads, 1 rising, 0 falling (Driver: LCD04/pcw.un2_outcontcwlto5 )
     Net LCD05/un2_incontw: 8 loads, 8 rising, 0 falling (Driver: LCD05/un2_incontw )
     Net LCD01.soscout0: 23 loads, 0 rising, 23 falling (Driver: LCD01/OS00/OSCInst0 )
     Net LCD03/un1_inflagc_1_0_a2: 1 loads, 1 rising, 0 falling (Driver: LCD03/un1_inflagc_1_0_a2 )
     Net LCD03/outWordc_1_RNO[6]: 1 loads, 1 rising, 0 falling (Driver: LCD03/outWordc_1_RNO[6] )
     Net LCD03/N_6_i: 1 loads, 1 rising, 0 falling (Driver: LCD03/outWordc_1_RNO[0] )
     Net LCD03/N_15_i: 1 loads, 1 rising, 0 falling (Driver: LCD03/outWordc_1_RNO[1] )
     Net LCD03/un1_inflagc_8_0: 1 loads, 1 rising, 0 falling (Driver: LCD03/un1_inflagc_8_0 )
     Net LCD03/un1_inflagc_9_0: 1 loads, 1 rising, 0 falling (Driver: LCD03/un1_inflagc_9_0 )
     Net LCD03/un1_inflagc_7_0: 1 loads, 1 rising, 0 falling (Driver: LCD03/un1_inflagc_7_0 )
     Net LCD03/un1_inflagc_6_clk: 1 loads, 1 rising, 0 falling (Driver: LCD03/un1_inflagc_7_0_a2 )
     Net LCD03/un1_inflagc_2_0_a2: 1 loads, 1 rising, 0 falling (Driver: LCD03/un1_inflagc_2_0_a2 )
   Number of Clock Enables:  2
     Net un1_outdiv_0_sqmuxa_1_0_RNID62R: 9 loads, 8 LSLICEs
     Net LCD04/ENcw_RNO: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net inFlagcc0_c merged into GSR:  9
   Number of LSRs:  13
     Net un1_outdiv_0_sqmuxa_1_0_RNI62D61: 4 loads, 4 LSLICEs
     Net LCD04/fb: 1 loads, 1 LSLICEs
     Net LCD03/N_23_i: 1 loads, 1 LSLICEs
     Net LCD03/N_67_i: 1 loads, 1 LSLICEs
     Net LCD03/N_17_i: 1 loads, 1 LSLICEs
     Net LCD03/N_27_i: 1 loads, 1 LSLICEs
     Net LCD03/un1_resetc_12_0: 1 loads, 1 LSLICEs
     Net LCD03/N_28_i: 1 loads, 1 LSLICEs
     Net LCD03/N_26_i: 1 loads, 1 LSLICEs
     Net LCD03/N_21_i: 1 loads, 1 LSLICEs
     Net LCD03/un1_inflagc_10_0: 1 loads, 1 LSLICEs
     Net G_19: 4 loads, 4 LSLICEs
     Net LCD01/OS01/un1_outdiv37_RNI0M15: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outcontcw0_c[1]: 31 loads
     Net outcontcw0_c[3]: 31 loads
     Net outcontcw0_c[4]: 31 loads
     Net outcontcw0_c[2]: 30 loads
     Net outcc0_c[3]: 18 loads
     Net outcontcw0_c[5]: 18 loads
     Net reset0_c: 18 loads
     Net inFlagcc0_c: 16 loads
     Net LCD03/N_31: 13 loads
     Net un1_outdiv_0_sqmuxa_1_0_RNID62R: 13 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 57 MB

Dumping design to file lcd200_lcd200_map.ncd.

mpartrce -p "lcd200_lcd200.p2t" -f "lcd200_lcd200.p3t" -tf "lcd200_lcd200.pt" "lcd200_lcd200_map.ncd" "lcd200_lcd200.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lcd200_lcd200_map.ncd"
Fri May 27 19:54:37 2016

PAR: Place And Route Diamond (64-bit) 3.6.0.83.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Gabriela/Desktop/PracticasG/lcd2/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF lcd200_lcd200_map.ncd lcd200_lcd200.dir/5_1.ncd lcd200_lcd200.prf
Preference file: lcd200_lcd200.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lcd200_lcd200_map.ncd.
Design name: toplcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   32+4(JTAG)/336     11% used
                  32+4(JTAG)/115     31% bonded
   IOLOGIC            1/336          <1% used

   SLICE             81/3432          2% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 228
Number of Connections: 621

Pin Constraint Summary:
   32 out of 32 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    LCD01.soscout0 (driver: LCD01/OS00/OSCInst0, clk load #: 23)


The following 3 signals are selected to use the secondary clock routing resources:
    LCD05/un2_incontw (driver: SLICE_61, clk load #: 8, sr load #: 0, ce load #: 0)
    LCD06/un2_inflagbuffwrite (driver: SLICE_29, clk load #: 6, sr load #: 0, ce load #: 0)
    LCD01/OS01/un1_outdiv37_RNI0M15 (driver: LCD01/OS01/SLICE_60, clk load #: 0, sr load #: 11, ce load #: 0)

Signal inFlagcc0_c is selected as Global Set/Reset.
Starting Placer Phase 0.
....
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
....................
Placer score = 62466.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  62349
Finished Placer Phase 2.  REAL time: 11 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "LCD01.soscout0" from OSC on comp "LCD01/OS00/OSCInst0" on site "OSC", clk load = 23
  SECONDARY "LCD05/un2_incontw" from F0 on comp "SLICE_61" on site "R14C20C", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "LCD06/un2_inflagbuffwrite" from F1 on comp "SLICE_29" on site "R14C20B", clk load = 6, ce load = 0, sr load = 0
  SECONDARY "LCD01/OS01/un1_outdiv37_RNI0M15" from F1 on comp "LCD01/OS01/SLICE_60" on site "R14C20D", clk load = 0, ce load = 0, sr load = 11

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   32 + 4(JTAG) out of 336 (10.7%) PIO sites used.
   32 + 4(JTAG) out of 115 (31.3%) bonded PIO sites used.
   Number of PIO comps: 32; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 8 / 28 ( 28%)  | 2.5V       | -         |
| 1        | 13 / 29 ( 44%) | 2.5V       | -         |
| 2        | 3 / 29 ( 10%)  | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 8 / 10 ( 80%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 9 secs 

Dumping design to file lcd200_lcd200.dir/5_1.ncd.

0 connections routed; 621 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=LCD04.pcw.un2_outcontcw loads=5 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_1_0_a2 loads=1 clock_loads=1&#xA;   Signal=LCD03/outWordc_1_RNO[6] loads=1 clock_loads=1&#xA;   Signal=LCD03/N_6_i loads=1 clock_loads=1&#xA;   Signal=LCD03/N_15_i loads=1 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_8_0 loads=1 clock_loads=1&#xA;   Signal=LC   ....     Signal=LCD03/un1_inflagc_7_0 loads=1 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_6_clk loads=3 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_2_0_a2 loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 14 secs 

Start NBR router at 19:54:51 05/27/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:54:51 05/27/16

Start NBR section for initial routing at 19:54:52 05/27/16
Level 4, iteration 1
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 15 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:54:52 05/27/16
Level 4, iteration 1
20(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 15 secs 
Level 4, iteration 2
20(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 15 secs 
Level 4, iteration 3
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 15 secs 
Level 4, iteration 4
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 5
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 6
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 7
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 8
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 9
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 10
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 11
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 13
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 17
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 16 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:54:53 05/27/16

Start NBR section for re-routing at 19:54:54 05/27/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 468.920ns/0.000ns; real time: 17 secs 

Start NBR section for post-routing at 19:54:54 05/27/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 468.920ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=LCD04.pcw.un2_outcontcw loads=5 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_1_0_a2 loads=1 clock_loads=1&#xA;   Signal=LCD03/outWordc_1_RNO[6] loads=1 clock_loads=1&#xA;   Signal=LCD03/N_6_i loads=1 clock_loads=1&#xA;   Signal=LCD03/N_15_i loads=1 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_8_0 loads=1 clock_loads=1&#xA;   Signal=LC   ....     Signal=LCD03/un1_inflagc_7_0 loads=1 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_6_clk loads=3 clock_loads=1&#xA;   Signal=LCD03/un1_inflagc_2_0_a2 loads=1 clock_loads=1"  />

Total CPU time 14 secs 
Total REAL time: 17 secs 
Completely routed.
End of route.  621 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file lcd200_lcd200.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 468.920
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.377
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 14 secs 
Total REAL time to completion: 18 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "lcd200_lcd200.t2b" -w "lcd200_lcd200.ncd" -jedec "lcd200_lcd200.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.6.0.83.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lcd200_lcd200.ncd.
Design name: toplcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lcd200_lcd200.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.88.
 
Saving bit stream in "lcd200_lcd200.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
