--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 973 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.122ns.
--------------------------------------------------------------------------------
Slack:                  15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y48.B6       net (fanout=12)       0.162   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y48.B        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1
    SLICE_X4Y48.C2       net (fanout=4)        1.153   dec_ctr/M_dctr_ovf[2]
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.372ns logic, 2.715ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.430   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X2Y48.A1       net (fanout=9)        1.228   M_dec_ctr_digits[8]
    SLICE_X2Y48.A        Tilo                  0.235   dec_ctr/N9
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1_SW0
    SLICE_X5Y48.C2       net (fanout=1)        0.946   dec_ctr/N9
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.297ns logic, 2.735ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.638 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y47.C5       net (fanout=12)       0.621   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y47.C        Tilo                  0.255   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X4Y47.A1       net (fanout=1)        0.566   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X4Y47.CLK      Tas                   0.339   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (1.373ns logic, 2.587ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y48.C3       net (fanout=31)       2.265   M_reset_cond_out
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.157ns logic, 2.826ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.332 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y48.D3       net (fanout=12)       0.380   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y48.D        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1
    SLICE_X6Y48.D1       net (fanout=1)        0.752   dec_ctr/M_dctr_ovf[1]
    SLICE_X6Y48.CLK      Tas                   0.349   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (1.382ns logic, 2.532ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.430   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X2Y48.A1       net (fanout=9)        1.228   M_dec_ctr_digits[8]
    SLICE_X2Y48.A        Tilo                  0.235   dec_ctr/N9
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1_SW0
    SLICE_X5Y48.C2       net (fanout=1)        0.946   dec_ctr/N9
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.B4       net (fanout=4)        0.371   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.297ns logic, 2.545ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 3)
  Clock Path Skew:      0.041ns (0.699 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y48.A1       net (fanout=5)        1.178   M_ctr_value
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y48.B6       net (fanout=12)       0.162   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y48.B        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1
    SLICE_X4Y48.C2       net (fanout=4)        1.153   dec_ctr/M_dctr_ovf[2]
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.372ns logic, 2.493ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.726 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y47.C3       net (fanout=31)       2.094   M_reset_cond_out
    SLICE_X4Y47.C        Tilo                  0.255   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X4Y47.A1       net (fanout=1)        0.566   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X4Y47.CLK      Tas                   0.339   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.119ns logic, 2.660ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  16.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    SLICE_X4Y49.A2       net (fanout=5)        0.781   M_dec_ctr_digits[10]
    SLICE_X4Y49.A        Tilo                  0.254   dec_ctr/N11
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1_SW0
    SLICE_X4Y48.B4       net (fanout=1)        0.493   dec_ctr/N11
    SLICE_X4Y48.B        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1
    SLICE_X4Y48.C2       net (fanout=4)        1.153   dec_ctr/M_dctr_ovf[2]
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.323ns logic, 2.427ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y48.C3       net (fanout=31)       2.265   M_reset_cond_out
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.B4       net (fanout=4)        0.371   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (1.157ns logic, 2.636ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  16.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y48.A1       net (fanout=5)        1.178   M_ctr_value
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y47.C5       net (fanout=12)       0.621   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y47.C        Tilo                  0.255   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X4Y47.A1       net (fanout=1)        0.566   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X4Y47.CLK      Tas                   0.339   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.373ns logic, 2.365ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X5Y48.C5       net (fanout=12)       0.359   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.411ns logic, 2.320ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.430   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X2Y48.A1       net (fanout=9)        1.228   M_dec_ctr_digits[8]
    SLICE_X2Y48.A        Tilo                  0.235   dec_ctr/N9
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1_SW0
    SLICE_X5Y48.C2       net (fanout=1)        0.946   dec_ctr/N9
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.D5       net (fanout=4)        0.253   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.297ns logic, 2.427ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y37.A2       net (fanout=3)        0.720   M_ctr_q_0
    SLICE_X6Y37.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.A2       net (fanout=1)        1.035   seg/ctr/Result[17]
    SLICE_X5Y39.CLK      Tas                   0.373   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.825ns logic, 1.846ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  16.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.430   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X2Y48.A1       net (fanout=9)        1.228   M_dec_ctr_digits[8]
    SLICE_X2Y48.A        Tilo                  0.235   dec_ctr/N9
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1_SW0
    SLICE_X5Y48.C2       net (fanout=1)        0.946   dec_ctr/N9
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y48.C5       net (fanout=4)        0.232   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.263ns logic, 2.406ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.698 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y48.A1       net (fanout=5)        1.178   M_ctr_value
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y48.D3       net (fanout=12)       0.380   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y48.D        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1
    SLICE_X6Y48.D1       net (fanout=1)        0.752   dec_ctr/M_dctr_ovf[1]
    SLICE_X6Y48.CLK      Tas                   0.349   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.382ns logic, 2.310ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.332 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X6Y48.C4       net (fanout=12)       0.617   dec_ctr/M_dctr_ovf[0]
    SLICE_X6Y48.C        Tilo                  0.235   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X6Y48.D5       net (fanout=1)        0.251   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X6Y48.CLK      Tas                   0.349   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.363ns logic, 2.268ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  16.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.CQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    SLICE_X2Y48.A4       net (fanout=3)        0.722   M_dec_ctr_digits[15]
    SLICE_X2Y48.A        Tilo                  0.235   dec_ctr/N9
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1_SW0
    SLICE_X5Y48.C2       net (fanout=1)        0.946   dec_ctr/N9
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.392ns logic, 2.229ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y48.C3       net (fanout=31)       2.265   M_reset_cond_out
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.D5       net (fanout=4)        0.253   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.157ns logic, 2.518ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.638 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y47.D1       net (fanout=12)       1.006   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y47.CLK      Tas                   0.339   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.118ns logic, 2.406ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  16.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.786 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y48.C6       net (fanout=31)       2.286   M_reset_cond_out
    SLICE_X6Y48.C        Tilo                  0.235   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X6Y48.D5       net (fanout=1)        0.251   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X6Y48.CLK      Tas                   0.349   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.109ns logic, 2.537ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.595ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X2Y48.A3       net (fanout=4)        0.791   M_dec_ctr_digits[14]
    SLICE_X2Y48.A        Tilo                  0.235   dec_ctr/N9
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1_SW0
    SLICE_X5Y48.C2       net (fanout=1)        0.946   dec_ctr/N9
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (1.297ns logic, 2.298ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.638 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X5Y47.A2       net (fanout=12)       0.950   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y47.CLK      Tas                   0.373   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.152ns logic, 2.350ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y37.A2       net (fanout=3)        0.720   M_ctr_q_0
    SLICE_X6Y37.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X5Y39.C1       net (fanout=1)        1.010   seg/ctr/Result[15]
    SLICE_X5Y39.CLK      Tas                   0.373   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.746ns logic, 1.818ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  16.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AMUX     Tshcko                0.518   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    SLICE_X4Y49.A5       net (fanout=9)        0.553   M_dec_ctr_digits[4]
    SLICE_X4Y49.A        Tilo                  0.254   dec_ctr/N11
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1_SW0
    SLICE_X4Y48.B4       net (fanout=1)        0.493   dec_ctr/N11
    SLICE_X4Y48.B        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1
    SLICE_X4Y48.C2       net (fanout=4)        1.153   dec_ctr/M_dctr_ovf[2]
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.365ns logic, 2.199ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  16.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.620ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y48.C3       net (fanout=31)       2.265   M_reset_cond_out
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y48.C5       net (fanout=4)        0.232   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (1.123ns logic, 2.497ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X4Y49.A4       net (fanout=4)        0.571   M_dec_ctr_digits[11]
    SLICE_X4Y49.A        Tilo                  0.254   dec_ctr/N11
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1_SW0
    SLICE_X4Y48.B4       net (fanout=1)        0.493   dec_ctr/N11
    SLICE_X4Y48.B        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1
    SLICE_X4Y48.C2       net (fanout=4)        1.153   dec_ctr/M_dctr_ovf[2]
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.323ns logic, 2.217ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.332 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X7Y48.C2       net (fanout=12)       0.984   dec_ctr/M_dctr_ovf[0]
    SLICE_X7Y48.CLK      Tas                   0.373   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.152ns logic, 2.384ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.333 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    SLICE_X4Y49.A6       net (fanout=6)        0.568   M_dec_ctr_digits[9]
    SLICE_X4Y49.A        Tilo                  0.254   dec_ctr/N11
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1_SW0
    SLICE_X4Y48.B4       net (fanout=1)        0.493   dec_ctr/N11
    SLICE_X4Y48.B        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1
    SLICE_X4Y48.C2       net (fanout=4)        1.153   dec_ctr/M_dctr_ovf[2]
    SLICE_X4Y48.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.323ns logic, 2.214ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y48.A2       net (fanout=3)        1.400   M_last_q
    SLICE_X4Y48.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X5Y48.C5       net (fanout=12)       0.359   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.B4       net (fanout=4)        0.371   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (1.411ns logic, 2.130ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_0/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_1/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[15]/CLK
  Logical resource: edge_detector/M_last_q/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[15]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_3/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[11]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_1/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[11]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_2/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[11]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X5Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X5Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X5Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X5Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X5Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X5Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_1/CK
  Location pin: SLICE_X5Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_2/CK
  Location pin: SLICE_X5Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[14]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0/CK
  Location pin: SLICE_X5Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.122|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 973 paths, 0 nets, and 319 connections

Design statistics:
   Minimum period:   4.122ns{1}   (Maximum frequency: 242.601MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 11 16:32:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



