{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 13:28:26 2012 " "Info: Processing started: Fri Mar 09 13:28:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD lcd proc.v(4) " "Info (10281): Verilog HDL Declaration information at proc.v(4): object \"LCD\" differs only in case from object \"lcd\" in the same scope" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info (12023): Found entity 1: proc" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MAR.v(31) " "Warning (10273): Verilog HDL warning at MAR.v(31): extended using \"x\" or \"z\"" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info (12023): Found entity 1: MAR" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info (12023): Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/quartus_workspace/rob_processor/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MDR.v(32) " "Warning (10273): Verilog HDL warning at MDR.v(32): extended using \"x\" or \"z\"" {  } { { "MDR.v" "" { Text "E:/quartus_workspace/rob_processor/MDR.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info (12023): Found entity 1: MDR" {  } { { "MDR.v" "" { Text "E:/quartus_workspace/rob_processor/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(26) " "Warning (10273): Verilog HDL warning at ALU.v(26): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(26) " "Warning (10273): Verilog HDL warning at IR.v(26): extended using \"x\" or \"z\"" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info (12023): Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(32) " "Warning (10273): Verilog HDL warning at PC.v(32): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "E:/quartus_workspace/rob_processor/PC.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/quartus_workspace/rob_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AC.v(27) " "Warning (10273): Verilog HDL warning at AC.v(27): extended using \"x\" or \"z\"" {  } { { "AC.v" "" { Text "E:/quartus_workspace/rob_processor/AC.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Info (12023): Found entity 1: AC" {  } { { "AC.v" "" { Text "E:/quartus_workspace/rob_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlblock.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlBlock " "Info (12023): Found entity 1: ControlBlock" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Info (12023): Found entity 1: clkDiv" {  } { { "clkDiv.v" "" { Text "E:/quartus_workspace/rob_processor/clkDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv10khz.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdiv10khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv10Khz " "Info (12023): Found entity 1: clkDiv10Khz" {  } { { "clkDiv10Khz.v" "" { Text "E:/quartus_workspace/rob_processor/clkDiv10Khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Info (12023): Found entity 1: LCD_Driver" {  } { { "LCD_Driver.v" "" { Text "E:/quartus_workspace/rob_processor/LCD_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Info (12023): Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "E:/quartus_workspace/rob_processor/PushButton_Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivmed.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdivmed.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivMed " "Info (12023): Found entity 1: clkDivMed" {  } { { "clkDivMed.v" "" { Text "E:/quartus_workspace/rob_processor/clkDivMed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivsel.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdivsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivSel " "Info (12023): Found entity 1: clkDivSel" {  } { { "clkDivSel.v" "" { Text "E:/quartus_workspace/rob_processor/clkDivSel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Info (12127): Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDivSel clkDivSel:U0 " "Info (12128): Elaborating entity \"clkDivSel\" for hierarchy \"clkDivSel:U0\"" {  } { { "proc.v" "U0" { Text "E:/quartus_workspace/rob_processor/proc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBlock ControlBlock:ctrlBlock " "Info (12128): Elaborating entity \"ControlBlock\" for hierarchy \"ControlBlock:ctrlBlock\"" {  } { { "proc.v" "ctrlBlock" { Text "E:/quartus_workspace/rob_processor/proc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcdLineSel ControlBlock.v(13) " "Warning (10034): Output port \"lcdLineSel\" at ControlBlock.v(13) has no driver" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcdLine ControlBlock.v(13) " "Warning (10034): Output port \"lcdLine\" at ControlBlock.v(13) has no driver" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcdRst ControlBlock.v(14) " "Warning (10034): Output port \"lcdRst\" at ControlBlock.v(14) has no driver" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcdW ControlBlock.v(14) " "Warning (10034): Output port \"lcdW\" at ControlBlock.v(14) has no driver" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD_Driver:lcd " "Info (12128): Elaborating entity \"LCD_Driver\" for hierarchy \"LCD_Driver:lcd\"" {  } { { "proc.v" "lcd" { Text "E:/quartus_workspace/rob_processor/proc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:mar " "Info (12128): Elaborating entity \"MAR\" for hierarchy \"MAR:mar\"" {  } { { "proc.v" "mar" { Text "E:/quartus_workspace/rob_processor/proc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Info (12128): Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "proc.v" "mem" { Text "E:/quartus_workspace/rob_processor/proc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr " "Info (12128): Elaborating entity \"MDR\" for hierarchy \"MDR:mdr\"" {  } { { "proc.v" "mdr" { Text "E:/quartus_workspace/rob_processor/proc.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Info (12128): Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "proc.v" "pc" { Text "E:/quartus_workspace/rob_processor/proc.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir " "Info (12128): Elaborating entity \"IR\" for hierarchy \"IR:ir\"" {  } { { "proc.v" "ir" { Text "E:/quartus_workspace/rob_processor/proc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC AC:ac " "Info (12128): Elaborating entity \"AC\" for hierarchy \"AC:ac\"" {  } { { "proc.v" "ac" { Text "E:/quartus_workspace/rob_processor/proc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "proc.v" "alu" { Text "E:/quartus_workspace/rob_processor/proc.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable ALU.v(17) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(17): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out ALU.v(16) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datA ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"datA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datB ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"datB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[0\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[1\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[2\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[3\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[4\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[5\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[6\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[7\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[8\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[9\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[10\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[11\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[12\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[13\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[14\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[15\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[16\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[16\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[17\] ALU.v(16) " "Info (10041): Inferred latch for \"alu_out\[17\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[17\]\" " "Warning (13048): Converted tri-state node \"aBus\[17\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[16\]\" " "Warning (13048): Converted tri-state node \"aBus\[16\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[15\]\" " "Warning (13048): Converted tri-state node \"aBus\[15\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[14\]\" " "Warning (13048): Converted tri-state node \"aBus\[14\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[13\]\" " "Warning (13048): Converted tri-state node \"aBus\[13\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[12\]\" " "Warning (13048): Converted tri-state node \"aBus\[12\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[11\]\" " "Warning (13048): Converted tri-state node \"aBus\[11\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[10\]\" " "Warning (13048): Converted tri-state node \"aBus\[10\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[9\]\" " "Warning (13048): Converted tri-state node \"aBus\[9\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[8\]\" " "Warning (13048): Converted tri-state node \"aBus\[8\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[7\]\" " "Warning (13048): Converted tri-state node \"aBus\[7\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[6\]\" " "Warning (13048): Converted tri-state node \"aBus\[6\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[5\]\" " "Warning (13048): Converted tri-state node \"aBus\[5\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[4\]\" " "Warning (13048): Converted tri-state node \"aBus\[4\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[3\]\" " "Warning (13048): Converted tri-state node \"aBus\[3\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[2\]\" " "Warning (13048): Converted tri-state node \"aBus\[2\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[1\]\" " "Warning (13048): Converted tri-state node \"aBus\[1\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"aBus\[0\]\" " "Warning (13048): Converted tri-state node \"aBus\[0\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[17\]\" " "Warning (13048): Converted tri-state node \"bBus\[17\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[16\]\" " "Warning (13048): Converted tri-state node \"bBus\[16\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[15\]\" " "Warning (13048): Converted tri-state node \"bBus\[15\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[14\]\" " "Warning (13048): Converted tri-state node \"bBus\[14\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[13\]\" " "Warning (13048): Converted tri-state node \"bBus\[13\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[12\]\" " "Warning (13048): Converted tri-state node \"bBus\[12\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[11\]\" " "Warning (13048): Converted tri-state node \"bBus\[11\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[10\]\" " "Warning (13048): Converted tri-state node \"bBus\[10\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[9\]\" " "Warning (13048): Converted tri-state node \"bBus\[9\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[8\]\" " "Warning (13048): Converted tri-state node \"bBus\[8\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[7\]\" " "Warning (13048): Converted tri-state node \"bBus\[7\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[6\]\" " "Warning (13048): Converted tri-state node \"bBus\[6\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[5\]\" " "Warning (13048): Converted tri-state node \"bBus\[5\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[4\]\" " "Warning (13048): Converted tri-state node \"bBus\[4\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[3\]\" " "Warning (13048): Converted tri-state node \"bBus\[3\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[2\]\" " "Warning (13048): Converted tri-state node \"bBus\[2\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[1\]\" " "Warning (13048): Converted tri-state node \"bBus\[1\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[0\]\" " "Warning (13048): Converted tri-state node \"bBus\[0\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[0\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[0\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[1\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[1\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[2\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[2\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[3\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[3\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[4\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[4\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[5\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[5\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[6\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[6\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[7\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[7\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[8\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[8\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[9\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[9\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[10\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[10\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[11\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[11\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[12\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[12\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[13\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[13\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[14\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[14\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[15\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[15\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[16\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[16\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[17\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[17\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[0\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[0\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[1\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[1\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[2\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[2\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[3\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[3\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[4\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[4\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[5\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[5\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[6\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[6\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[7\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[7\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[8\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[8\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[9\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[9\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[10\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[10\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[11\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[11\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[12\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[12\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcdRW GND " "Warning (13410): Pin \"lcdRW\" is stuck at GND" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 49 " "Info (17049): 49 registers lost all their fanouts during netlist optimizations. The first 49 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[0\]~en " "Info (17050): Register \"MAR:mar\|MARout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[1\]~en " "Info (17050): Register \"MAR:mar\|MARout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[2\]~en " "Info (17050): Register \"MAR:mar\|MARout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[3\]~en " "Info (17050): Register \"MAR:mar\|MARout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[4\]~en " "Info (17050): Register \"MAR:mar\|MARout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[5\]~en " "Info (17050): Register \"MAR:mar\|MARout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[6\]~en " "Info (17050): Register \"MAR:mar\|MARout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[7\]~en " "Info (17050): Register \"MAR:mar\|MARout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[8\]~en " "Info (17050): Register \"MAR:mar\|MARout\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[9\]~en " "Info (17050): Register \"MAR:mar\|MARout\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[10\]~en " "Info (17050): Register \"MAR:mar\|MARout\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[11\]~en " "Info (17050): Register \"MAR:mar\|MARout\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[12\]~en " "Info (17050): Register \"MAR:mar\|MARout\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[0\]~en " "Info (17050): Register \"IR:ir\|IRout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[1\]~en " "Info (17050): Register \"IR:ir\|IRout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[2\]~en " "Info (17050): Register \"IR:ir\|IRout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[3\]~en " "Info (17050): Register \"IR:ir\|IRout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[4\]~en " "Info (17050): Register \"IR:ir\|IRout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[5\]~en " "Info (17050): Register \"IR:ir\|IRout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[6\]~en " "Info (17050): Register \"IR:ir\|IRout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[7\]~en " "Info (17050): Register \"IR:ir\|IRout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[8\]~en " "Info (17050): Register \"IR:ir\|IRout\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[9\]~en " "Info (17050): Register \"IR:ir\|IRout\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[10\]~en " "Info (17050): Register \"IR:ir\|IRout\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[11\]~en " "Info (17050): Register \"IR:ir\|IRout\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[12\]~en " "Info (17050): Register \"IR:ir\|IRout\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[13\]~en " "Info (17050): Register \"IR:ir\|IRout\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[14\]~en " "Info (17050): Register \"IR:ir\|IRout\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[15\]~en " "Info (17050): Register \"IR:ir\|IRout\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[16\]~en " "Info (17050): Register \"IR:ir\|IRout\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[17\]~en " "Info (17050): Register \"IR:ir\|IRout\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[0\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[1\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[2\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[3\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[4\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[5\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[6\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[7\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[8\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[9\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[10\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[11\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[12\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[13\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[14\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[15\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[16\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[17\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_workspace/rob_processor/proc.map.smsg " "Info (144001): Generated suppressed messages file E:/quartus_workspace/rob_processor/proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1182 " "Info (21057): Implemented 1182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info (21058): Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info (21059): Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1168 " "Info (21061): Implemented 1168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 13:28:38 2012 " "Info: Processing ended: Fri Mar 09 13:28:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 13:28:39 2012 " "Info: Processing started: Fri Mar 09 13:28:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "proc EP3C16F484C6 " "Info (119006): Selected device EP3C16F484C6 for design \"proc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info (176445): Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info (176445): Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info (176445): Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1766 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1768 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1770 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1772 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1774 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[17\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[17\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[16\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[16\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[1\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[1\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[0\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[0\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[2\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[2\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[3\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[3\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[5\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[5\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[4\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[4\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[6\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[6\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[7\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[7\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[9\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[9\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[8\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[8\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[10\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[10\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[11\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[11\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[13\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[13\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[12\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[12\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[14\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[14\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[15\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[15\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proc.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'proc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info (176353): Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 3 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1759 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkDivSel:U0\|clkOut  " "Info (176353): Automatically promoted node clkDivSel:U0\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivSel:U0\|clkOut~0 " "Info (176357): Destination node clkDivSel:U0\|clkOut~0" {  } { { "clkDivSel.v" "" { Text "E:/quartus_workspace/rob_processor/clkDivSel.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivSel:U0|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 934 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED~output " "Info (176357): Destination node LED~output" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 6 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1758 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkDivSel.v" "" { Text "E:/quartus_workspace/rob_processor/clkDivSel.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivSel:U0|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 802 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkDivSel:U1\|clkOut  " "Info (176353): Automatically promoted node clkDivSel:U1\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivSel:U1\|clkOut~0 " "Info (176357): Destination node clkDivSel:U1\|clkOut~0" {  } { { "clkDivSel.v" "" { Text "E:/quartus_workspace/rob_processor/clkDivSel.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivSel:U1|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 944 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkDivSel.v" "" { Text "E:/quartus_workspace/rob_processor/clkDivSel.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivSel:U1|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 866 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlBlock:ctrlBlock\|eALU  " "Info (176353): Automatically promoted node ControlBlock:ctrlBlock\|eALU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlBlock:ctrlBlock\|Mux17~3 " "Info (176357): Destination node ControlBlock:ctrlBlock\|Mux17~3" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 57 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBlock:ctrlBlock|Mux17~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1319 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlBlock:ctrlBlock\|eALU~0 " "Info (176357): Destination node ControlBlock:ctrlBlock\|eALU~0" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 12 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBlock:ctrlBlock|eALU~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1321 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlBlock:ctrlBlock\|Mux17~5 " "Info (176357): Destination node ControlBlock:ctrlBlock\|Mux17~5" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 57 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBlock:ctrlBlock|Mux17~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1323 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlBlock:ctrlBlock\|Mux17~7 " "Info (176357): Destination node ControlBlock:ctrlBlock\|Mux17~7" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 57 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBlock:ctrlBlock|Mux17~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1325 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlBlock:ctrlBlock\|Mux17~9 " "Info (176357): Destination node ControlBlock:ctrlBlock\|Mux17~9" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 57 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBlock:ctrlBlock|Mux17~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 1327 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 12 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBlock:ctrlBlock|eALU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/rob_processor/" { { 0 { 0 ""} 0 742 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y20 X20_Y29 " "Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Info: Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 13:28:54 2012 " "Info: Processing ended: Fri Mar 09 13:28:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 13:28:55 2012 " "Info: Processing started: Fri Mar 09 13:28:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proc -c proc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 13:28:55 2012 " "Info: Processing started: Fri Mar 09 13:28:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proc -c proc " "Info: Command: quartus_sta proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[16\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[16\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[17\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[17\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[7\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[7\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[6\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[6\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[5\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[5\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[4\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[4\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[1\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[1\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[0\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[0\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[3\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[3\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[2\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[2\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[8\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[8\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[9\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[9\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[15\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[15\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[14\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[14\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[12\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[12\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[13\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[13\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[11\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[11\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu\|alu_out\[10\]\$latch\|combout " "Warning (335094): Node \"alu\|alu_out\[10\]\$latch\|combout\" is a latch" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proc.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'proc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkDivSel:U1\|clkOut clkDivSel:U1\|clkOut " "Info (332105): create_clock -period 1.000 -name clkDivSel:U1\|clkOut clkDivSel:U1\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info (332105): create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkDivSel:U0\|clkOut clkDivSel:U0\|clkOut " "Info (332105): create_clock -period 1.000 -name clkDivSel:U0\|clkOut clkDivSel:U0\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlBlock:ctrlBlock\|eALU ControlBlock:ctrlBlock\|eALU " "Info (332105): create_clock -period 1.000 -name ControlBlock:ctrlBlock\|eALU ControlBlock:ctrlBlock\|eALU" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.796 " "Info (332146): Worst-case setup slack is -4.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.796       -76.850 ControlBlock:ctrlBlock\|eALU  " "Info (332119):    -4.796       -76.850 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.546     -1596.412 clkDivSel:U0\|clkOut  " "Info (332119):    -4.546     -1596.412 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.226      -129.028 clkDivSel:U1\|clkOut  " "Info (332119):    -3.226      -129.028 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.158       -94.561 clk  " "Info (332119):    -3.158       -94.561 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.166 " "Info (332146): Worst-case hold slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166        -0.166 clkDivSel:U0\|clkOut  " "Info (332119):    -0.166        -0.166 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.027 clk  " "Info (332119):    -0.020        -0.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 clkDivSel:U1\|clkOut  " "Info (332119):     0.357         0.000 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.821         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -57.000 clk  " "Info (332119):    -3.000       -57.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -502.000 clkDivSel:U0\|clkOut  " "Info (332119):    -1.000      -502.000 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -44.000 clkDivSel:U1\|clkOut  " "Info (332119):    -1.000       -44.000 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.381         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 13:28:58 2012 " "Info: Processing ended: Fri Mar 09 13:28:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.291 " "Info (332146): Worst-case setup slack is -4.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.291       -68.485 ControlBlock:ctrlBlock\|eALU  " "Info (332119):    -4.291       -68.485 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.926     -1399.011 clkDivSel:U0\|clkOut  " "Info (332119):    -3.926     -1399.011 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851      -111.421 clkDivSel:U1\|clkOut  " "Info (332119):    -2.851      -111.421 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.696       -78.180 clk  " "Info (332119):    -2.696       -78.180 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.120 " "Info (332146): Worst-case hold slack is -0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120        -0.120 clkDivSel:U0\|clkOut  " "Info (332119):    -0.120        -0.120 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033        -0.033 clk  " "Info (332119):    -0.033        -0.033 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 clkDivSel:U1\|clkOut  " "Info (332119):     0.312         0.000 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.768         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -57.000 clk  " "Info (332119):    -3.000       -57.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -502.000 clkDivSel:U0\|clkOut  " "Info (332119):    -1.000      -502.000 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -44.000 clkDivSel:U1\|clkOut  " "Info (332119):    -1.000       -44.000 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.431         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U1\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{ControlBlock:ctrlBlock\|eALU\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDivSel:U0\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U1\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDivSel:U0\|clkOut\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.506 " "Info (332146): Worst-case setup slack is -2.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.506       -39.247 ControlBlock:ctrlBlock\|eALU  " "Info (332119):    -2.506       -39.247 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292      -736.437 clkDivSel:U0\|clkOut  " "Info (332119):    -2.292      -736.437 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -56.147 clkDivSel:U1\|clkOut  " "Info (332119):    -1.469       -56.147 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392       -30.871 clk  " "Info (332119):    -1.392       -30.871 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Info (332146): Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.106 clkDivSel:U0\|clkOut  " "Info (332119):    -0.106        -0.106 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.135 clk  " "Info (332119):    -0.069        -0.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 clkDivSel:U1\|clkOut  " "Info (332119):     0.185         0.000 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.428         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.004 clk  " "Info (332119):    -3.000       -60.004 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -502.000 clkDivSel:U0\|clkOut  " "Info (332119):    -1.000      -502.000 clkDivSel:U0\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -44.000 clkDivSel:U1\|clkOut  " "Info (332119):    -1.000       -44.000 clkDivSel:U1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 ControlBlock:ctrlBlock\|eALU  " "Info (332119):     0.377         0.000 ControlBlock:ctrlBlock\|eALU " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 13:29:03 2012 " "Info: Processing ended: Fri Mar 09 13:29:03 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 13:29:04 2012 " "Info: Processing started: Fri Mar 09 13:29:04 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proc -c proc " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc_6_1200mv_85c_slow.vo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc_6_1200mv_85c_slow.vo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc_6_1200mv_0c_slow.vo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc_6_1200mv_0c_slow.vo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc_min_1200mv_0c_fast.vo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc_min_1200mv_0c_fast.vo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc.vo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc.vo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc_6_1200mv_85c_v_slow.sdo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc_6_1200mv_85c_v_slow.sdo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc_6_1200mv_0c_v_slow.sdo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc_6_1200mv_0c_v_slow.sdo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc_min_1200mv_0c_v_fast.sdo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc_min_1200mv_0c_v_fast.sdo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proc_v.sdo E:/quartus_workspace/rob_processor/simulation/modelsim/ simulation " "Info (204019): Generated file proc_v.sdo in folder \"E:/quartus_workspace/rob_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 13:29:10 2012 " "Info: Processing ended: Fri Mar 09 13:29:10 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
