# Generated by Yosys 0.9 (git sha1 1979e0b)

.model microsd
.inputs CLK CMD DAT[0] DAT[1] DAT[2] DAT[3]
.outputs SD_CLK LED CMD DAT[0] DAT[1] DAT[2] DAT[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:338$42_Y[0] I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2562[1]_new_inv_ I2=$false I3=$false O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6140
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$633_new_inv_ I1=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1] I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2562[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6233$new_n221_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6141 I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6145 I3=$false O=$abc$6233$auto$simplemap.cc:168:logic_reduce$633_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=resp_delay[1] I1=resp_delay[3] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6149 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6157 O=$abc$6233$new_n221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6153 I1=CMD I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:338$42_Y[2] I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2562[1]_new_inv_ I2=$false I3=$false O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:338$42_Y[4] I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2562[1]_new_inv_ I2=$false I3=$false O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6148
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$new_n229_ I1=$abc$6233$new_n236_ I2=$abc$6233$techmap$shiftx$microsd.v:297$35.$7\buffer[47:0][2]_new_inv_ I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 O=$abc$6233$techmap$shiftx$microsd.v:297$35.$10\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$6233$new_n231_ I1=$abc$6233$new_n230_ I2=sd_mem_cmd_ptr[4] I3=$false O=$abc$6233$new_n229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=sd_mem_cmd[14] I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6161 I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=sd_mem_cmd[38] I1=sd_mem_cmd[6] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 O=$abc$6233$new_n231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$6233$new_n234_ I1=$abc$6233$new_n233_ I2=sd_mem_cmd_ptr[4] I3=$abc$6233$new_n235_ O=$abc$6233$techmap$shiftx$microsd.v:297$35.$7\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=sd_mem_cmd[34] I1=sd_mem_cmd[2] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 O=$abc$6233$new_n233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_mem_cmd[42] I1=sd_mem_cmd[10] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_mem_cmd[26] I1=sd_mem_cmd[18] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=sd_mem_cmd_ptr[4] O=$abc$6233$new_n235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_mem_cmd[30] I1=sd_mem_cmd[22] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=sd_mem_cmd_ptr[4] O=$abc$6233$new_n236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_mem_cmd[28] I1=sd_mem_cmd[20] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=sd_mem_cmd_ptr[4] O=$abc$6233$new_n241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_mem_cmd[24] I1=sd_mem_cmd[16] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$false O=$abc$6233$new_n246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$6233$new_n252_ I1=$abc$6233$new_n253_ I2=$abc$6233$new_n251_ I3=sd_mem_cmd_ptr[4] O=$abc$6233$techmap$shiftx$microsd.v:297$35.$7\buffer[47:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_mem_cmd[25] I1=sd_mem_cmd[17] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$false O=$abc$6233$new_n251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_mem_cmd[41] I1=sd_mem_cmd[9] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_mem_cmd[33] I1=sd_mem_cmd[1] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 O=$abc$6233$new_n253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$6233$new_n256_ I1=$abc$6233$new_n257_ I2=$abc$6233$new_n255_ I3=sd_mem_cmd_ptr[4] O=$abc$6233$techmap$shiftx$microsd.v:297$35.$11\buffer[47:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_mem_cmd[29] I1=sd_mem_cmd[21] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$false O=$abc$6233$new_n255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_mem_cmd[45] I1=sd_mem_cmd[13] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_mem_cmd[37] I1=sd_mem_cmd[5] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 O=$abc$6233$new_n257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$6233$new_n260_ I1=$abc$6233$new_n261_ I2=$abc$6233$new_n262_ I3=sd_mem_cmd_ptr[4] O=$abc$6233$techmap$shiftx$microsd.v:297$35.$7\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_mem_cmd[43] I1=sd_mem_cmd[11] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_mem_cmd[35] I1=sd_mem_cmd[3] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 O=$abc$6233$new_n261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_mem_cmd[27] I1=sd_mem_cmd[19] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$false O=$abc$6233$new_n262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$6233$new_n265_ I1=$abc$6233$new_n266_ I2=$abc$6233$new_n264_ I3=sd_mem_cmd_ptr[4] O=$abc$6233$techmap$shiftx$microsd.v:297$35.$11\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_mem_cmd[31] I1=sd_mem_cmd[23] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$false O=$abc$6233$new_n264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_mem_cmd[47] I1=sd_mem_cmd[15] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_mem_cmd[39] I1=sd_mem_cmd[7] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 O=$abc$6233$new_n266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2699 I1=CMD I2=$false I3=$false O=$abc$6233$procmux$248.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[0]_new_ I2=$false I3=$false O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 I1=sd_mem_state[0] I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[3] I2=sd_mem_state[1] I3=$false O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[3] I3=sd_mem_state[2] O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1276_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:338$42_Y[5] I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2562[1]_new_inv_ I2=$false I3=$false O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6156
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$new_n280_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6165 I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I3=$abc$6233$procmux$190.B_AND_S[6]_new_ O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6164
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:305$37_Y[0] I1=$abc$6233$new_n276_ I2=$abc$6233$new_n279_ I3=$false O=$abc$6233$procmux$190.B_AND_S[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$6233$auto$wreduce.cc:455:run$305[2]_new_ I1=sd_clk I2=$false I3=$false O=$abc$6233$new_n276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_cmd_ptr[4] I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 I2=$abc$6233$new_n278_ I3=$false O=$abc$6233$auto$wreduce.cc:455:run$305[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6165 I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6169 I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6165 I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1276_new_ I3=$false O=$abc$6233$new_n279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1] I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2715[0]_new_inv_ I2=$false I3=$false O=$abc$6233$new_n280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_clk I1=$abc$6233$auto$simplemap.cc:168:logic_reduce$633_new_inv_ I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2715[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$new_n284_ I1=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 I2=$abc$6233$new_n283_ I3=$false O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6168
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$6233$new_n280_ I1=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I2=$false I3=$false O=$abc$6233$new_n283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6165 I2=sd_clk I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6169 O=$abc$6233$new_n284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111101000000
.gate SB_LUT4 I0=$abc$6233$new_n280_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I3=$abc$6233$procmux$190.B_AND_S[8]_new_ O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6172
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:305$37_Y[2] I1=$abc$6233$new_n276_ I2=$abc$6233$new_n287_ I3=$false O=$abc$6233$procmux$190.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1276_new_ I3=$false O=$abc$6233$new_n287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$6233$new_n280_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I3=$abc$6233$procmux$190.B_AND_S[9]_new_ O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6176
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:305$37_Y[3] I1=$abc$6233$new_n276_ I2=$abc$6233$new_n290_ I3=$false O=$abc$6233$procmux$190.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1276_new_ I3=$false O=$abc$6233$new_n290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$6233$new_n280_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I3=$abc$6233$procmux$190.B_AND_S[11]_new_ O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6180
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$6233$sub$microsd.v:305$37_Y[5] I1=$abc$6233$new_n276_ I2=$abc$6233$new_n293_ I3=$false O=$abc$6233$procmux$190.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1276_new_ I3=$false O=$abc$6233$new_n293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6213 I2=$abc$6233$new_n295_ I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6189 O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6188
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101000101
.gate SB_LUT4 I0=$abc$6233$auto$wreduce.cc:455:run$302[2]_new_ I1=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ I2=crc_state[0] I3=crc_state[1] O=$abc$6233$new_n295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6233$new_n297_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6189 I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6213 I3=$false O=$abc$6233$auto$wreduce.cc:455:run$302[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6193 I2=$abc$6233$new_n298_ I3=$false O=$abc$6233$new_n297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=data_ptr[6] I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6201 I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6197 I3=$false O=$abc$6233$new_n298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=crc_state[2] I1=crc_state[3] I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ I1=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1023[1]_new_ I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1023[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6193 I1=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_ I2=$abc$6233$new_n295_ I3=$abc$6233$sub$microsd.v:237$27_Y[2] O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6192
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6197 I1=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_ I2=$abc$6233$new_n295_ I3=$abc$6233$sub$microsd.v:237$27_Y[3] O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6196
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_ I1=$abc$6233$sub$microsd.v:189$12_Y[5] I2=$abc$6233$new_n295_ I3=$abc$6233$sub$microsd.v:237$27_Y[5] O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6200
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_ I1=$abc$6233$sub$microsd.v:189$12_Y[0] I2=$abc$6233$new_n295_ I3=$abc$6233$sub$microsd.v:237$27_Y[0] O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$404[0]_new_inv_ I1=clkdiv[4] I2=clkdiv[5] I3=clkdiv[6] O=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clkdiv[3] I1=clkdiv[0] I2=clkdiv[1] I3=clkdiv[2] O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$404[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[1] O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100010101
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=sd_mem_cmd[7] I2=$abc$6233$new_n310_ I3=$false O=$0\sd_mem_cmd[47:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=crc_buffer[6] I3=$false O=$abc$6233$new_n310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$686_new_inv_ I1=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$793_new_inv_ I2=$false I3=$false O=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6233$new_n313_ I1=$abc$6233$new_n317_ I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$726[0]_new_inv_ I3=$abc$6233$new_n325_ O=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$686_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6233$new_n314_ I1=$abc$6233$new_n315_ I2=$abc$6233$new_n316_ I3=$false O=$abc$6233$new_n313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_mem_cmd[39] I1=sd_mem_cmd[44] I2=sd_mem_cmd[45] I3=sd_mem_cmd[47] O=$abc$6233$new_n314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_cmd[35] I1=sd_mem_cmd[36] I2=sd_mem_cmd[37] I3=sd_mem_cmd[38] O=$abc$6233$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_cmd[31] I1=sd_mem_cmd[32] I2=sd_mem_cmd[33] I3=sd_mem_cmd[34] O=$abc$6233$new_n316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6233$new_n318_ I1=$abc$6233$new_n319_ I2=$abc$6233$new_n320_ I3=$abc$6233$new_n321_ O=$abc$6233$new_n317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6161 I1=sd_mem_cmd[12] I2=$false I3=$false O=$abc$6233$new_n318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_mem_cmd[14] I1=sd_mem_cmd[20] I2=sd_mem_cmd[21] I3=sd_mem_cmd[22] O=$abc$6233$new_n319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_cmd[27] I1=sd_mem_cmd[28] I2=sd_mem_cmd[29] I3=sd_mem_cmd[30] O=$abc$6233$new_n320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_cmd[23] I1=sd_mem_cmd[24] I2=sd_mem_cmd[25] I3=sd_mem_cmd[26] O=$abc$6233$new_n321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$713[1]_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$713[0]_new_inv_ I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$726[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_cmd[4] I1=sd_mem_cmd[5] I2=sd_mem_cmd[6] I3=sd_mem_cmd[7] O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$713[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6185 I1=sd_mem_cmd[1] I2=sd_mem_cmd[2] I3=sd_mem_cmd[3] O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$713[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6233$new_n326_ I1=$abc$6233$new_n327_ I2=$abc$6233$new_n328_ I3=$abc$6233$new_n329_ O=$abc$6233$new_n325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_mem_cmd[18] I1=sd_mem_cmd[19] I2=sd_mem_cmd[40] I3=sd_mem_cmd[41] O=$abc$6233$new_n326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_cmd[13] I1=sd_mem_cmd[15] I2=sd_mem_cmd[16] I3=sd_mem_cmd[43] O=$abc$6233$new_n327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_cmd[8] I1=sd_mem_cmd[10] I2=$false I3=$false O=$abc$6233$new_n328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_mem_cmd[9] I1=sd_mem_cmd[11] I2=sd_mem_cmd[17] I3=sd_mem_cmd[42] O=$abc$6233$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6233$new_n313_ I1=$abc$6233$new_n317_ I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$726[0]_new_inv_ I3=$abc$6233$new_n331_ O=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$793_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6233$new_n326_ I1=$abc$6233$new_n328_ I2=$abc$6233$new_n332_ I3=$abc$6233$new_n333_ O=$abc$6233$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_mem_cmd[17] I1=sd_mem_cmd[42] I2=sd_mem_cmd[9] I3=sd_mem_cmd[11] O=$abc$6233$new_n332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_mem_cmd[13] I1=sd_mem_cmd[15] I2=sd_mem_cmd[16] I3=sd_mem_cmd[43] O=$abc$6233$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ I1=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1031_new_ I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_state[1] I1=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I2=$false I3=$false O=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[3] I2=sd_mem_state[0] I3=$false O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=crc_state[3] I1=crc_state[2] I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1023[1]_new_ I3=$false O=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1031_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=sd_mem_cmd[6] I2=$abc$6233$new_n339_ I3=$false O=$0\sd_mem_cmd[47:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=crc_buffer[5] I3=$false O=$abc$6233$new_n339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=sd_mem_cmd[5] I2=$abc$6233$new_n341_ I3=$false O=$0\sd_mem_cmd[47:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=crc_buffer[4] I3=$false O=$abc$6233$new_n341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=sd_mem_cmd[4] I2=$abc$6233$new_n343_ I3=$false O=$0\sd_mem_cmd[47:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=crc_buffer[3] I3=$false O=$abc$6233$new_n343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=sd_mem_cmd[3] I2=$abc$6233$new_n345_ I3=$false O=$0\sd_mem_cmd[47:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=crc_buffer[2] I3=$false O=$abc$6233$new_n345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=sd_mem_cmd[2] I2=$abc$6233$new_n347_ I3=$false O=$0\sd_mem_cmd[47:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=crc_buffer[1] I3=$false O=$abc$6233$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=sd_mem_cmd[1] I2=$abc$6233$new_n349_ I3=$false O=$0\sd_mem_cmd[47:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=crc_buffer[0] I3=$false O=$abc$6233$new_n349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_ I1=$abc$6233$sub$microsd.v:189$12_Y[6] I2=$abc$6233$new_n295_ I3=$abc$6233$sub$microsd.v:237$27_Y[6] O=$0\data_ptr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6233$new_n295_ I1=$abc$6233$sub$microsd.v:237$27_Y[4] I2=$abc$6233$procmux$124.B_AND_S[11]_new_ I3=$false O=$0\data_ptr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6197 I1=data_ptr[4] I2=$abc$6233$auto$simplemap.cc:168:logic_reduce$1215_new_inv_ I3=$false O=$abc$6233$procmux$124.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$6233$auto$wreduce.cc:455:run$302[2]_new_ I1=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I2=$abc$6233$new_n354_ I3=$false O=$0\crc_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=crc_state[0] I1=$abc$6233$auto$wreduce.cc:455:run$301[1]_new_ I2=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ I3=crc_state[1] O=$abc$6233$new_n354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6189 I1=$abc$6233$new_n297_ I2=crc_buffer[7] I3=$false O=$abc$6233$auto$wreduce.cc:455:run$301[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ I3=$false O=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$wreduce.cc:455:run$301[1]_new_ I1=crc_state[1] I2=crc_state[0] I3=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ O=$0\crc_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1] I1=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2132[0]_new_ I3=$false O=$0\sd_mem_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2132[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 I2=sd_clk I3=$abc$6233$auto$wreduce.cc:455:run$305[2]_new_ O=$0\sd_mem_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6233$new_n369_ I1=$abc$6233$new_n371_ I2=$abc$6233$new_n372_ I3=$false O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$419[0]_new_inv_ I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6205 I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6209 I3=$false O=$abc$6233$new_n369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=init_delay[0] I1=init_delay[1] I2=init_delay[2] I3=init_delay[3] O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$419[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[10] I1=init_delay[11] I2=init_delay[12] I3=init_delay[13] O=$abc$6233$new_n371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[5] I1=init_delay[7] I2=init_delay[8] I3=init_delay[9] O=$abc$6233$new_n372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ I1=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2681 I2=$false I3=$false O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$6233$procmux$195_Y[4]_new_inv_ I1=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1276_new_ I2=$abc$6233$procmux$190.B_AND_S[4]_new_ I3=$false O=$0\sd_mem_cmd_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$6233$new_n280_ I1=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I2=sd_mem_cmd_ptr[4] I3=$false O=$abc$6233$procmux$190.B_AND_S[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$wreduce.cc:455:run$305[2]_new_ I1=$abc$6233$sub$microsd.v:305$37_Y[4] I2=sd_mem_cmd_ptr[4] I3=sd_clk O=$abc$6233$procmux$195_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I1=crc_buffer[6] I2=$false I3=$false O=$0\crc_buffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[0] I1=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ I2=crc_state[1] I3=$false O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I1=crc_buffer[6] I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I3=crc_buffer[5] O=$0\crc_buffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I1=crc_buffer[5] I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I3=crc_buffer[4] O=$0\crc_buffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I1=crc_buffer[4] I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I3=crc_buffer[3] O=$0\crc_buffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I1=crc_buffer[2] I2=$abc$6233$procmux$204.B_AND_S[9]_new_ I3=$false O=$0\crc_buffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=crc_buffer[3] I1=crc_buffer[7] I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I3=$false O=$abc$6233$procmux$204.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I3=crc_buffer[1] O=$0\crc_buffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I1=crc_buffer[1] I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I3=crc_buffer[0] O=$0\crc_buffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6233$new_n280_ I1=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I2=cmd_read I3=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[0]_new_ O=$0\cmd_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ I1=$abc$6233$new_n391_ I2=$abc$6233$new_n394_ I3=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2276_new_inv_ O=$0\led[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$793_new_inv_ I1=led I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2132[0]_new_ I3=$abc$6233$procmux$227.B_AND_S[1]_new_ O=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2276_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1] I1=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$686_new_inv_ I2=led I3=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ O=$abc$6233$procmux$227.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$6233$new_n392_ I1=led I2=$abc$6233$auto$opt_reduce.cc:132:opt_mux$298_new_inv_ I3=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1031_new_ O=$abc$6233$new_n391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000110011
.gate SB_LUT4 I0=crc_buffer[2] I1=crc_buffer[4] I2=$abc$6233$new_n393_ I3=$false O=$abc$6233$new_n392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=crc_buffer[5] I1=led I2=crc_buffer[6] I3=crc_buffer[1] O=$abc$6233$new_n393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6233$new_n395_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ I2=$false I3=$false O=$abc$6233$new_n394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$686_new_inv_ I1=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$793_new_inv_ I2=crc_buffer[0] I3=crc_buffer[3] O=$abc$6233$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001001101010001
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2132[0]_new_ I2=$false I3=$false O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[0]_new_ I2=$false I3=$false O=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6141 I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2562[1]_new_inv_ I2=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2548 I3=$false O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1] I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[2]_new_inv_ I3=$false O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$6233$new_n283_ I1=$abc$6233$auto$simplemap.cc:256:simplemap_eqne$686_new_inv_ I2=$false I3=$false O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[2] I1=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1023[1]_new_ I2=crc_state[3] I3=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5569
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ I3=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1023[1]_new_ I1=$abc$6233$auto$simplemap.cc:168:logic_reduce$1212[1]_new_inv_ I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ I3=$false O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5778
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I1=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2094[1]_new_ I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ I3=$false O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=init_delay[0] I1=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 I2=$false I3=$false O=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5936
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$633_new_inv_ I1=resp_delay[1] I2=$false I3=$false O=$abc$6233$procmux$264_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:168:logic_reduce$633_new_inv_ I1=$abc$6233$sub$microsd.v:338$42_Y[3] I2=$false I3=$false O=$abc$6233$procmux$264_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_buffer[0] I1=crc_buffer[7] I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I3=$false O=$0\crc_buffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$6233$auto$wreduce.cc:455:run$302[2]_new_ I1=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1456_new_ I2=$false I3=$false O=$0\crc_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\init_delay[13:0][4] I1=$false I2=$false I3=$false O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6204
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\init_delay[13:0][6] I1=$false I2=$false I3=$false O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6208
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6141 I1=$false I2=$false I3=$false O=resp_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6145 I1=$false I2=$false I3=$false O=resp_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6149 I1=$false I2=$false I3=$false O=resp_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6153 I1=$false I2=$false I3=$false O=cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6157 I1=$false I2=$false I3=$false O=resp_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6165 I1=$false I2=$false I3=$false O=sd_mem_cmd_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6169 I1=$false I2=$false I3=$false O=sd_mem_cmd_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 I1=$false I2=$false I3=$false O=sd_mem_cmd_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I1=$false I2=$false I3=$false O=sd_mem_cmd_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 I1=$false I2=$false I3=$false O=sd_mem_cmd_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6189 I1=$false I2=$false I3=$false O=data_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6193 I1=$false I2=$false I3=$false O=data_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6197 I1=$false I2=$false I3=$false O=data_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6201 I1=$false I2=$false I3=$false O=data_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6205 I1=$false I2=$false I3=$false O=init_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6209 I1=$false I2=$false I3=$false O=init_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6213 I1=$false I2=$false I3=$false O=data_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clkdiv[1] I1=$false I2=$false I3=$false O=$abc$6233$add$microsd.v:142$3_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init_delay[1] I1=$false I2=$false I3=$false O=$0\init_delay[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_read I1=$false I2=$false I3=$false O=$abc$6233$auto$rtlil.cc:1832:Not$292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd_clk I1=$false I2=$false I3=$false O=$0\sd_clk[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6233$auto$ice40_ffinit.cc:141:execute$6153 I1=sd_clk I2=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1276_new_ I3=$false O=$abc$6233$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$6233$techmap$shiftx$microsd.v:297$35.$11\buffer[47:0][1]_new_inv_ I1=$abc$6233$techmap$shiftx$microsd.v:297$35.$7\buffer[47:0][1]_new_inv_ I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6169 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 O=$abc$6233$new_n435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$6233$techmap$shiftx$microsd.v:297$35.$11\buffer[47:0][3]_new_inv_ I1=$abc$6233$techmap$shiftx$microsd.v:297$35.$7\buffer[47:0][3]_new_inv_ I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6169 I3=$abc$6233$new_n435_ O=$abc$6233$techmap$shiftx$microsd.v:297$35.$13\buffer[47:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$6233$techmap$shiftx$microsd.v:297$35.$13\buffer[47:0][1]_new_inv_ I1=$abc$6233$techmap$shiftx$microsd.v:297$35.$13\buffer[47:0][0]_new_inv_ I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6165 I3=$false O=$abc$6233$shiftx$microsd.v:297$35.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$6233$shiftx$microsd.v:297$35.buffer[0]_new_inv_ I1=$abc$6233$new_n434_ I2=$abc$6233$procmux$248.B_AND_S[0]_new_ I3=sd_clk O=$abc$6233$auto$ice40_ffinit.cc:140:execute$6152
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100001100
.gate SB_LUT4 I0=sd_mem_cmd[36] I1=sd_mem_cmd[4] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_mem_cmd[44] I1=sd_mem_cmd[12] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$new_n439_ O=$abc$6233$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=sd_mem_cmd_ptr[4] I1=$abc$6233$new_n440_ I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 I3=$abc$6233$new_n241_ O=$abc$6233$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$6233$new_n445_ I1=$abc$6233$new_n441_ I2=$abc$6233$techmap$shiftx$microsd.v:297$35.$10\buffer[47:0][2]_new_inv_ I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6169 O=$abc$6233$techmap$shiftx$microsd.v:297$35.$13\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=sd_mem_cmd[32] I1=$abc$6233$auto$ice40_ffinit.cc:141:execute$6185 I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181 O=$abc$6233$new_n443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=sd_mem_cmd[40] I1=sd_mem_cmd[8] I2=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177 I3=$abc$6233$new_n443_ O=$abc$6233$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$6233$new_n246_ I1=$abc$6233$new_n444_ I2=sd_mem_cmd_ptr[4] I3=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173 O=$abc$6233$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$6233$auto$wreduce.cc:455:run$305[2]_new_ I2=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1] I3=sd_mem_state[0] O=$abc$6233$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 I1=$abc$6233$new_n446_ I2=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[0]_new_ I3=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2148[2]_new_ O=$0\sd_mem_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:127:simplemap_reduce$2715[0]_new_inv_ I1=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 I2=sd_mem_state[2] I3=sd_mem_state[0] O=$abc$6233$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1] I1=sd_mem_state[3] I2=sd_mem_state[1] I3=sd_mem_state[0] O=$abc$6233$new_n449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000011
.gate SB_LUT4 I0=$abc$6233$auto$simplemap.cc:309:simplemap_lut$1031_new_ I1=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_inv_ I2=$abc$6233$new_n448_ I3=$abc$6233$new_n449_ O=$0\sd_mem_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$false I1=$true I2=clkdiv[0] I3=$false O=$add$microsd.v:142$3_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clkdiv[0] CO=$auto$alumacc.cc:474:replace_alu$321.C[2] I0=$false I1=clkdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[2] I3=$auto$alumacc.cc:474:replace_alu$321.C[2] O=$add$microsd.v:142$3_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$321.C[2] CO=$auto$alumacc.cc:474:replace_alu$321.C[3] I0=$false I1=clkdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[3] I3=$auto$alumacc.cc:474:replace_alu$321.C[3] O=$add$microsd.v:142$3_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$321.C[3] CO=$auto$alumacc.cc:474:replace_alu$321.C[4] I0=$false I1=clkdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[4] I3=$auto$alumacc.cc:474:replace_alu$321.C[4] O=$add$microsd.v:142$3_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$321.C[4] CO=$auto$alumacc.cc:474:replace_alu$321.C[5] I0=$false I1=clkdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[5] I3=$auto$alumacc.cc:474:replace_alu$321.C[5] O=$add$microsd.v:142$3_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$321.C[5] CO=$auto$alumacc.cc:474:replace_alu$321.C[6] I0=$false I1=clkdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[6] I3=$auto$alumacc.cc:474:replace_alu$321.C[6] O=$add$microsd.v:142$3_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:142|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[0] I2=$false I3=$true O=$0\init_delay[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[10] O=$0\init_delay[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[10] CO=$auto$alumacc.cc:474:replace_alu$324.C[11] I0=init_delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[11] O=$0\init_delay[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[11] CO=$auto$alumacc.cc:474:replace_alu$324.C[12] I0=init_delay[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[12] O=$0\init_delay[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[12] CO=$auto$alumacc.cc:474:replace_alu$324.C[13] I0=init_delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[13] O=$0\init_delay[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=init_delay[0] CO=$auto$alumacc.cc:474:replace_alu$324.C[2] I0=init_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[2] O=$0\init_delay[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[2] CO=$auto$alumacc.cc:474:replace_alu$324.C[3] I0=init_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[3] O=$0\init_delay[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[3] CO=$auto$alumacc.cc:474:replace_alu$324.C[4] I0=init_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[4] O=$0\init_delay[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[4] CO=$auto$alumacc.cc:474:replace_alu$324.C[5] I0=init_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[5] O=$0\init_delay[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[5] CO=$auto$alumacc.cc:474:replace_alu$324.C[6] I0=init_delay[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[6] O=$0\init_delay[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[6] CO=$auto$alumacc.cc:474:replace_alu$324.C[7] I0=init_delay[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[7] O=$0\init_delay[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[7] CO=$auto$alumacc.cc:474:replace_alu$324.C[8] I0=init_delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[8] O=$0\init_delay[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[8] CO=$auto$alumacc.cc:474:replace_alu$324.C[9] I0=init_delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$324.C[9] O=$0\init_delay[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$324.C[9] CO=$auto$alumacc.cc:474:replace_alu$324.C[10] I0=init_delay[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:154|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$true I3=$true O=$abc$6233$sub$microsd.v:189$12_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:189|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$327.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:189|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$327.C[5] O=$abc$6233$sub$microsd.v:189$12_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:189|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$327.C[5] CO=$auto$alumacc.cc:474:replace_alu$327.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:189|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$327.C[6] O=$abc$6233$sub$microsd.v:189$12_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:189|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$false I3=$true O=$abc$6233$sub$microsd.v:237$27_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$330.C[2] I0=data_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$330.C[2] O=$abc$6233$sub$microsd.v:237$27_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$330.C[2] CO=$auto$alumacc.cc:474:replace_alu$330.C[3] I0=data_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$330.C[3] O=$abc$6233$sub$microsd.v:237$27_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$330.C[3] CO=$auto$alumacc.cc:474:replace_alu$330.C[4] I0=data_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$330.C[4] O=$abc$6233$sub$microsd.v:237$27_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$330.C[4] CO=$auto$alumacc.cc:474:replace_alu$330.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$330.C[5] O=$abc$6233$sub$microsd.v:237$27_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$330.C[5] CO=$auto$alumacc.cc:474:replace_alu$330.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$330.C[6] O=$abc$6233$sub$microsd.v:237$27_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:237|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_mem_cmd_ptr[0] I2=$false I3=$true O=$abc$6233$sub$microsd.v:305$37_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_mem_cmd_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$333.C[2] I0=sd_mem_cmd_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_mem_cmd_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$333.C[2] O=$abc$6233$sub$microsd.v:305$37_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$333.C[2] CO=$auto$alumacc.cc:474:replace_alu$333.C[3] I0=sd_mem_cmd_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_mem_cmd_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$333.C[3] O=$abc$6233$sub$microsd.v:305$37_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$333.C[3] CO=$auto$alumacc.cc:474:replace_alu$333.C[4] I0=sd_mem_cmd_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_mem_cmd_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$333.C[4] O=$abc$6233$sub$microsd.v:305$37_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$333.C[4] CO=$auto$alumacc.cc:474:replace_alu$333.C[5] I0=sd_mem_cmd_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_mem_cmd_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$333.C[5] O=$abc$6233$sub$microsd.v:305$37_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=resp_delay[0] I2=$false I3=$true O=$abc$6233$sub$microsd.v:338$42_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=resp_delay[0] CO=$auto$alumacc.cc:474:replace_alu$336.C[2] I0=resp_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$336.C[2] O=$abc$6233$sub$microsd.v:338$42_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$336.C[2] CO=$auto$alumacc.cc:474:replace_alu$336.C[3] I0=resp_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$336.C[3] O=$abc$6233$sub$microsd.v:338$42_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$336.C[3] CO=$auto$alumacc.cc:474:replace_alu$336.C[4] I0=resp_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$336.C[4] O=$abc$6233$sub$microsd.v:338$42_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$336.C[4] CO=$auto$alumacc.cc:474:replace_alu$336.C[5] I0=resp_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$336.C[5] O=$abc$6233$sub$microsd.v:338$42_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:338|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=cmd E=$abc$6233$auto$rtlil.cc:1832:Not$292 Y=CMD
.attr src "microsd.v:378"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6140 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2548 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6141
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$6233$procmux$264_Y[1] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2587 Q=resp_delay[1] R=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6144 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2548 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6145
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$6233$procmux$264_Y[3] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2548 Q=resp_delay[3] R=$abc$6233$auto$simplemap.cc:250:simplemap_eqne$2532[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6148 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2548 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6149
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6156 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2548 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6157
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_clk[0:0] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2681 Q=sd_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6152 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2687 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6153
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\led[0:0] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2693 Q=led
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_read[0:0] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2699 Q=cmd_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6185
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd[47:0][1] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 Q=sd_mem_cmd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd[47:0][2] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 Q=sd_mem_cmd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd[47:0][3] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 Q=sd_mem_cmd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd[47:0][4] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 Q=sd_mem_cmd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd[47:0][5] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 Q=sd_mem_cmd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd[47:0][6] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 Q=sd_mem_cmd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd[47:0][7] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$2772 Q=sd_mem_cmd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6161
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$2763 Q=sd_mem_cmd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6164 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6165
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6168 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6169
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6172 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6173
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6176 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6177
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_cmd_ptr[5:0][4] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 Q=sd_mem_cmd_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6180 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5494 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6181
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][0] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5530 Q=sd_mem_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][1] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5530 Q=sd_mem_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][2] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5530 Q=sd_mem_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][3] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5530 Q=sd_mem_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][0] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5569 Q=crc_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][1] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5569 Q=crc_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][2] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5569 Q=crc_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5569 Q=crc_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6212 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6213
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6188 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6189
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6192 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6193
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6196 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6197
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][4] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645 Q=data_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6200 E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6201
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][6] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5645 Q=data_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][0] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5778 Q=crc_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][1] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797 Q=crc_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][2] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797 Q=crc_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][3] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797 Q=crc_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][4] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797 Q=crc_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][5] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797 Q=crc_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][6] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797 Q=crc_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][7] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5797 Q=crc_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:161|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][0] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][1] E=$abc$6233$auto$dff2dffe.cc:175:make_patterns_logic$5936 Q=init_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][2] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][3] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6204 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6205
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][5] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$6233$auto$ice40_ffinit.cc:140:execute$6208 E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=$abc$6233$auto$ice40_ffinit.cc:141:execute$6209
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][7] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][8] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][9] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][10] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][11] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][12] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][13] E=$abc$6233$auto$dff2dffe.cc:158:make_patterns_logic$5915 Q=init_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:149|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:142$3_Y[0] Q=clkdiv[0] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$6233$add$microsd.v:142$3_Y[1] E=clkdiv[0] Q=clkdiv[1] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:142$3_Y[2] Q=clkdiv[2] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:142$3_Y[3] Q=clkdiv[3] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:142$3_Y[4] Q=clkdiv[4] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:142$3_Y[5] Q=clkdiv[5] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:142$3_Y[6] Q=clkdiv[6] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\one_hundredkhz[0:0] Q=one_hundredkhz
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:133|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $false $0\crc_state[3:0][3]
1 1
.names $true $0\sd_mem_cmd[47:0][0]
1 1
.names $false $0\sd_mem_cmd[47:0][8]
1 1
.names $true $0\sd_mem_cmd[47:0][9]
1 1
.names $false $0\sd_mem_cmd[47:0][10]
1 1
.names $true $0\sd_mem_cmd[47:0][11]
1 1
.names $false $0\sd_mem_cmd[47:0][12]
1 1
.names $true $0\sd_mem_cmd[47:0][13]
1 1
.names $false $0\sd_mem_cmd[47:0][14]
1 1
.names $true $0\sd_mem_cmd[47:0][15]
1 1
.names $true $0\sd_mem_cmd[47:0][16]
1 1
.names $false $0\sd_mem_cmd[47:0][17]
1 1
.names $false $0\sd_mem_cmd[47:0][18]
1 1
.names $false $0\sd_mem_cmd[47:0][19]
1 1
.names $false $0\sd_mem_cmd[47:0][20]
1 1
.names $false $0\sd_mem_cmd[47:0][21]
1 1
.names $false $0\sd_mem_cmd[47:0][22]
1 1
.names $false $0\sd_mem_cmd[47:0][23]
1 1
.names $false $0\sd_mem_cmd[47:0][24]
1 1
.names $false $0\sd_mem_cmd[47:0][25]
1 1
.names $false $0\sd_mem_cmd[47:0][26]
1 1
.names $false $0\sd_mem_cmd[47:0][27]
1 1
.names $false $0\sd_mem_cmd[47:0][28]
1 1
.names $false $0\sd_mem_cmd[47:0][29]
1 1
.names $false $0\sd_mem_cmd[47:0][30]
1 1
.names $false $0\sd_mem_cmd[47:0][31]
1 1
.names $false $0\sd_mem_cmd[47:0][32]
1 1
.names $false $0\sd_mem_cmd[47:0][33]
1 1
.names $false $0\sd_mem_cmd[47:0][34]
1 1
.names $false $0\sd_mem_cmd[47:0][35]
1 1
.names $false $0\sd_mem_cmd[47:0][36]
1 1
.names $false $0\sd_mem_cmd[47:0][37]
1 1
.names $false $0\sd_mem_cmd[47:0][38]
1 1
.names $false $0\sd_mem_cmd[47:0][39]
1 1
.names $false $0\sd_mem_cmd[47:0][40]
1 1
.names $false $0\sd_mem_cmd[47:0][41]
1 1
.names $false $0\sd_mem_cmd[47:0][42]
1 1
.names $true $0\sd_mem_cmd[47:0][43]
1 1
.names $false $0\sd_mem_cmd[47:0][44]
1 1
.names $false $0\sd_mem_cmd[47:0][45]
1 1
.names $true $0\sd_mem_cmd[47:0][46]
1 1
.names $false $0\sd_mem_cmd[47:0][47]
1 1
.names $abc$6233$add$microsd.v:142$3_Y[1] $add$microsd.v:142$3_Y[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$321.C[0]
1 1
.names clkdiv[0] $auto$alumacc.cc:474:replace_alu$321.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$324.C[0]
1 1
.names init_delay[0] $auto$alumacc.cc:474:replace_alu$324.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$327.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$327.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$327.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$327.C[3]
1 1
.names data_ptr[3] $auto$alumacc.cc:474:replace_alu$327.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$330.C[0]
1 1
.names data_ptr[0] $auto$alumacc.cc:474:replace_alu$330.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$333.C[0]
1 1
.names sd_mem_cmd_ptr[0] $auto$alumacc.cc:474:replace_alu$333.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$336.C[0]
1 1
.names resp_delay[0] $auto$alumacc.cc:474:replace_alu$336.C[1]
1 1
.names $true DAT[0]
1 1
.names $true DAT[1]
1 1
.names $true DAT[2]
1 1
.names $true DAT[3]
1 1
.names led LED
1 1
.names sd_clk SD_CLK
1 1
.names $true dat[0]
1 1
.names $true dat[1]
1 1
.names $true dat[2]
1 1
.names $true dat[3]
1 1
.names $false dat_read
1 1
.names $undef data
1 1
.names $false sd_cmd_resp[0]
1 1
.names $false sd_cmd_resp[1]
1 1
.names $false sd_cmd_resp[2]
1 1
.names $false sd_cmd_resp[3]
1 1
.names $false sd_cmd_resp[4]
1 1
.names $false sd_cmd_resp[5]
1 1
.names $false sd_cmd_resp[6]
1 1
.names $false sd_cmd_resp[7]
1 1
.names $false sd_cmd_resp[8]
1 1
.names $false sd_cmd_resp[9]
1 1
.names $false sd_cmd_resp[10]
1 1
.names $false sd_cmd_resp[11]
1 1
.names $false sd_cmd_resp[12]
1 1
.names $false sd_cmd_resp[13]
1 1
.names $false sd_cmd_resp[14]
1 1
.names $false sd_cmd_resp[15]
1 1
.names $false sd_cmd_resp[16]
1 1
.names $false sd_cmd_resp[17]
1 1
.names $false sd_cmd_resp[18]
1 1
.names $false sd_cmd_resp[19]
1 1
.names $false sd_cmd_resp[20]
1 1
.names $false sd_cmd_resp[21]
1 1
.names $false sd_cmd_resp[22]
1 1
.names $false sd_cmd_resp[23]
1 1
.names $false sd_cmd_resp[24]
1 1
.names $false sd_cmd_resp[25]
1 1
.names $false sd_cmd_resp[26]
1 1
.names $false sd_cmd_resp[27]
1 1
.names $false sd_cmd_resp[28]
1 1
.names $false sd_cmd_resp[29]
1 1
.names $false sd_cmd_resp[30]
1 1
.names $false sd_cmd_resp[31]
1 1
.names $false sd_cmd_resp[32]
1 1
.names $false sd_cmd_resp[33]
1 1
.names $false sd_cmd_resp[34]
1 1
.names $false sd_cmd_resp[35]
1 1
.names $false sd_cmd_resp[36]
1 1
.names $false sd_cmd_resp[37]
1 1
.names $false sd_cmd_resp[38]
1 1
.names $false sd_cmd_resp[39]
1 1
.names $false sd_cmd_resp[40]
1 1
.names $false sd_cmd_resp[41]
1 1
.names $false sd_cmd_resp[42]
1 1
.names $false sd_cmd_resp[43]
1 1
.names $false sd_cmd_resp[44]
1 1
.names $false sd_cmd_resp[45]
1 1
.names $false sd_cmd_resp[46]
1 1
.names $false sd_cmd_resp[47]
1 1
.end
