V 50
K _ n_s_change
Y 1
D 0 0 330 180
Z 10
i 9
P 1 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 n_s_ctrl
A 0 150 10 0 2 0 PINTYPE=IN
P 2 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 adcdata[11:0]
A 0 130 10 0 2 0 PINTYPE=IN
P 6 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 s_data[15:0]
A 0 110 10 0 2 0 PINTYPE=IN
P 7 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 n_data[15:0]
A 0 90 10 0 2 0 PINTYPE=IN
P 8 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 n_clk
A 0 70 10 0 2 0 PINTYPE=IN
P 9 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 s_clk
A 0 50 10 0 2 0 PINTYPE=IN
P 3 330 140 310 140 0 3 0
L 200 140 10 0 2 0 1 0 n_adc[11:0]
A 310 150 10 0 2 0 PINTYPE=OUT
P 4 330 120 310 120 0 3 0
L 200 120 10 0 2 0 1 0 s_adc[11:0]
A 310 130 10 0 2 0 PINTYPE=OUT
P 5 330 100 310 100 0 3 0
L 180 100 10 0 2 0 1 0 dataout[15:0]
A 310 110 10 0 2 0 PINTYPE=OUT
P 10 330 80 310 80 0 3 0
L 240 80 10 0 2 0 1 0 acq_clk
A 310 90 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=n_s_change
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/n_s_change.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=n_s_change
U 20 -40 10 0 3 0 PINORDER=n_s_ctrl adcdata[11:0] n_adc[11:0] s_adc[11:0] dataout[15:0] s_data[15:0] n_data[15:0] n_clk s_clk acq_clk 
b 20 20 310 160
E
