# Reading C:/MentorGraphics/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1d Nov  1 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {lab1tb.fdo} 
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package so_eddgy
# -- Compiling package body so_eddgy
# -- Loading package so_eddgy
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitXor
# -- Compiling architecture Dataflow of nBitXor
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBitRightShift
# -- Compiling architecture struct of nBitRightShift
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitOr
# -- Compiling architecture Dataflow of nBitOr
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitNot
# -- Compiling architecture Dataflow of nBitNot
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBitLeftShift
# -- Compiling architecture struct of nBitLeftShift
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAnd
# -- Compiling architecture Dataflow of nBitAnd
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package so_eddgy
# -- Compiling entity lab1top
# -- Compiling architecture Structural of lab1top
# -- Loading entity nBitOr
# -- Loading entity nBitAnd
# -- Loading entity nBitXor
# -- Loading entity nBitNot
# -- Loading package NUMERIC_STD
# -- Loading entity nBitLeftShift
# -- Loading entity nBitRightShift
# Model Technology ModelSim SE-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package so_eddgy
# -- Compiling entity lab1tb
# -- Compiling architecture behavior of lab1tb
# -- Loading entity lab1top
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.lab1tb 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.so_eddgy(body)
# Loading work.lab1tb(behavior)#1
# Loading work.lab1top(structural)#1
# Loading work.nbitor(dataflow)#1
# Loading work.nbitand(dataflow)#1
# Loading work.nbitxor(dataflow)#1
# Loading work.nbitnot(dataflow)#1
# Loading work.nbitleftshift(struct)#1
# Loading work.nbitrightshift(struct)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Fatal: (vsim-3421) Value 4 is out of range 0 to 3.
#    Time: 200 ns  Iteration: 1  Process: /lab1tb/uut/nBitLeftShift_0/line__53 File: nBitLeftShift.vhd
# Fatal error in Architecture struct at nBitLeftShift.vhd line 53
# 
# HDL call sequence:
# Stopped at nBitLeftShift.vhd 53 Architecture struct
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at nBitLeftShift.vhd 53 Architecture struct
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at nBitLeftShift.vhd 53 Architecture struct
# 
