<stg><name>quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_113_1</name>


<trans_list>

<trans id="493" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %sh_prom18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom18

]]></Node>
<StgValue><ssdm name="sh_prom18_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %pos_rounding_value_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_rounding_value

]]></Node>
<StgValue><ssdm name="pos_rounding_value_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %conv_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv

]]></Node>
<StgValue><ssdm name="conv_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %cmp12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp12

]]></Node>
<StgValue><ssdm name="cmp12_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %sh_prom_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom

]]></Node>
<StgValue><ssdm name="sh_prom_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:6 %div_cast_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %div_cast

]]></Node>
<StgValue><ssdm name="div_cast_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %sh_prom18_cast = zext i32 %sh_prom18_read

]]></Node>
<StgValue><ssdm name="sh_prom18_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %conv_cast = sext i32 %conv_read

]]></Node>
<StgValue><ssdm name="conv_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %sh_prom_cast = zext i32 %sh_prom_read

]]></Node>
<StgValue><ssdm name="sh_prom_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %data_out1, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %quant_out2, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i27 0, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %VITIS_LOOP_116_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
VITIS_LOOP_116_2:0 %i_2 = load i27 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_116_2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_116_2:2 %icmp_ln113 = icmp_eq  i27 %i_2, i27 %div_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_116_2:3 %i_3 = add i27 %i_2, i27 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_116_2:4 %br_ln113 = br i1 %icmp_ln113, void %VITIS_LOOP_116_2.split, void %for.end34.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_116_2.split:452 %store_ln113 = store i27 %i_3, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
VITIS_LOOP_116_2.split:1 %p_Val2_s = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %data_out1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1024">
<![CDATA[
VITIS_LOOP_116_2.split:2 %l_val_V = trunc i1024 %p_Val2_s

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:3 %l_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="l_val_V_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:4 %l_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="l_val_V_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:5 %l_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="l_val_V_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:6 %l_val_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="l_val_V_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:7 %l_val_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="l_val_V_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:8 %l_val_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="l_val_V_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:9 %l_val_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="l_val_V_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:10 %l_val_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="l_val_V_8"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:11 %l_val_V_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="l_val_V_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:12 %l_val_V_10 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="l_val_V_10"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:13 %l_val_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="l_val_V_11"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:14 %l_val_V_12 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="l_val_V_12"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:15 %l_val_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="l_val_V_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:16 %l_val_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="l_val_V_14"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:17 %l_val_V_15 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="l_val_V_15"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:18 %l_val_V_16 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 512, i32 543

]]></Node>
<StgValue><ssdm name="l_val_V_16"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:19 %l_val_V_17 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 544, i32 575

]]></Node>
<StgValue><ssdm name="l_val_V_17"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:20 %l_val_V_18 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 576, i32 607

]]></Node>
<StgValue><ssdm name="l_val_V_18"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:21 %l_val_V_19 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 608, i32 639

]]></Node>
<StgValue><ssdm name="l_val_V_19"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:22 %l_val_V_20 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 640, i32 671

]]></Node>
<StgValue><ssdm name="l_val_V_20"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:23 %l_val_V_21 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 672, i32 703

]]></Node>
<StgValue><ssdm name="l_val_V_21"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:24 %l_val_V_22 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 704, i32 735

]]></Node>
<StgValue><ssdm name="l_val_V_22"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:25 %l_val_V_23 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 736, i32 767

]]></Node>
<StgValue><ssdm name="l_val_V_23"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:26 %l_val_V_24 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 768, i32 799

]]></Node>
<StgValue><ssdm name="l_val_V_24"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:27 %l_val_V_25 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 800, i32 831

]]></Node>
<StgValue><ssdm name="l_val_V_25"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:28 %l_val_V_26 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 832, i32 863

]]></Node>
<StgValue><ssdm name="l_val_V_26"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:29 %l_val_V_27 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 864, i32 895

]]></Node>
<StgValue><ssdm name="l_val_V_27"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:30 %l_val_V_28 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 896, i32 927

]]></Node>
<StgValue><ssdm name="l_val_V_28"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:31 %l_val_V_29 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 928, i32 959

]]></Node>
<StgValue><ssdm name="l_val_V_29"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:32 %l_val_V_30 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 960, i32 991

]]></Node>
<StgValue><ssdm name="l_val_V_30"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:33 %l_val_V_31 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 992, i32 1023

]]></Node>
<StgValue><ssdm name="l_val_V_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:34 %sext_ln541 = sext i32 %l_val_V

]]></Node>
<StgValue><ssdm name="sext_ln541"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:35 %shl_ln121 = shl i64 %sext_ln541, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:36 %select_ln120 = select i1 %cmp12_read, i64 %shl_ln121, i64 %sext_ln541

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:37 %mul_ln123 = mul i64 %select_ln120, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:38 %add_ln126 = add i64 %mul_ln123, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:47 %sext_ln541_1 = sext i32 %l_val_V_1

]]></Node>
<StgValue><ssdm name="sext_ln541_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:48 %shl_ln121_1 = shl i64 %sext_ln541_1, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:49 %select_ln120_1 = select i1 %cmp12_read, i64 %shl_ln121_1, i64 %sext_ln541_1

]]></Node>
<StgValue><ssdm name="select_ln120_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:50 %mul_ln123_1 = mul i64 %select_ln120_1, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:51 %add_ln126_1 = add i64 %mul_ln123_1, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:60 %sext_ln541_2 = sext i32 %l_val_V_2

]]></Node>
<StgValue><ssdm name="sext_ln541_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:61 %shl_ln121_2 = shl i64 %sext_ln541_2, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:62 %select_ln120_2 = select i1 %cmp12_read, i64 %shl_ln121_2, i64 %sext_ln541_2

]]></Node>
<StgValue><ssdm name="select_ln120_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:63 %mul_ln123_2 = mul i64 %select_ln120_2, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:64 %add_ln126_2 = add i64 %mul_ln123_2, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:73 %sext_ln541_3 = sext i32 %l_val_V_3

]]></Node>
<StgValue><ssdm name="sext_ln541_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:74 %shl_ln121_3 = shl i64 %sext_ln541_3, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:75 %select_ln120_3 = select i1 %cmp12_read, i64 %shl_ln121_3, i64 %sext_ln541_3

]]></Node>
<StgValue><ssdm name="select_ln120_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:76 %mul_ln123_3 = mul i64 %select_ln120_3, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:77 %add_ln126_3 = add i64 %mul_ln123_3, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:86 %sext_ln541_4 = sext i32 %l_val_V_4

]]></Node>
<StgValue><ssdm name="sext_ln541_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:87 %shl_ln121_4 = shl i64 %sext_ln541_4, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:88 %select_ln120_4 = select i1 %cmp12_read, i64 %shl_ln121_4, i64 %sext_ln541_4

]]></Node>
<StgValue><ssdm name="select_ln120_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:89 %mul_ln123_4 = mul i64 %select_ln120_4, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:90 %add_ln126_4 = add i64 %mul_ln123_4, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:99 %sext_ln541_5 = sext i32 %l_val_V_5

]]></Node>
<StgValue><ssdm name="sext_ln541_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:100 %shl_ln121_5 = shl i64 %sext_ln541_5, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:101 %select_ln120_5 = select i1 %cmp12_read, i64 %shl_ln121_5, i64 %sext_ln541_5

]]></Node>
<StgValue><ssdm name="select_ln120_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:102 %mul_ln123_5 = mul i64 %select_ln120_5, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:103 %add_ln126_5 = add i64 %mul_ln123_5, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:112 %sext_ln541_6 = sext i32 %l_val_V_6

]]></Node>
<StgValue><ssdm name="sext_ln541_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:113 %shl_ln121_6 = shl i64 %sext_ln541_6, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:114 %select_ln120_6 = select i1 %cmp12_read, i64 %shl_ln121_6, i64 %sext_ln541_6

]]></Node>
<StgValue><ssdm name="select_ln120_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:115 %mul_ln123_6 = mul i64 %select_ln120_6, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:116 %add_ln126_6 = add i64 %mul_ln123_6, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:125 %sext_ln541_7 = sext i32 %l_val_V_7

]]></Node>
<StgValue><ssdm name="sext_ln541_7"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:126 %shl_ln121_7 = shl i64 %sext_ln541_7, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:127 %select_ln120_7 = select i1 %cmp12_read, i64 %shl_ln121_7, i64 %sext_ln541_7

]]></Node>
<StgValue><ssdm name="select_ln120_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:128 %mul_ln123_7 = mul i64 %select_ln120_7, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_7"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:129 %add_ln126_7 = add i64 %mul_ln123_7, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_7"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:138 %sext_ln541_8 = sext i32 %l_val_V_8

]]></Node>
<StgValue><ssdm name="sext_ln541_8"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:139 %shl_ln121_8 = shl i64 %sext_ln541_8, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_8"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:140 %select_ln120_8 = select i1 %cmp12_read, i64 %shl_ln121_8, i64 %sext_ln541_8

]]></Node>
<StgValue><ssdm name="select_ln120_8"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:141 %mul_ln123_8 = mul i64 %select_ln120_8, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_8"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:142 %add_ln126_8 = add i64 %mul_ln123_8, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_8"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:151 %sext_ln541_9 = sext i32 %l_val_V_9

]]></Node>
<StgValue><ssdm name="sext_ln541_9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:152 %shl_ln121_9 = shl i64 %sext_ln541_9, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_9"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:153 %select_ln120_9 = select i1 %cmp12_read, i64 %shl_ln121_9, i64 %sext_ln541_9

]]></Node>
<StgValue><ssdm name="select_ln120_9"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:154 %mul_ln123_9 = mul i64 %select_ln120_9, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_9"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:155 %add_ln126_9 = add i64 %mul_ln123_9, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_9"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:164 %sext_ln541_10 = sext i32 %l_val_V_10

]]></Node>
<StgValue><ssdm name="sext_ln541_10"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:165 %shl_ln121_10 = shl i64 %sext_ln541_10, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_10"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:166 %select_ln120_10 = select i1 %cmp12_read, i64 %shl_ln121_10, i64 %sext_ln541_10

]]></Node>
<StgValue><ssdm name="select_ln120_10"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:167 %mul_ln123_10 = mul i64 %select_ln120_10, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_10"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:168 %add_ln126_10 = add i64 %mul_ln123_10, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:177 %sext_ln541_11 = sext i32 %l_val_V_11

]]></Node>
<StgValue><ssdm name="sext_ln541_11"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:178 %shl_ln121_11 = shl i64 %sext_ln541_11, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_11"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:179 %select_ln120_11 = select i1 %cmp12_read, i64 %shl_ln121_11, i64 %sext_ln541_11

]]></Node>
<StgValue><ssdm name="select_ln120_11"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:180 %mul_ln123_11 = mul i64 %select_ln120_11, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_11"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:181 %add_ln126_11 = add i64 %mul_ln123_11, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_11"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:190 %sext_ln541_12 = sext i32 %l_val_V_12

]]></Node>
<StgValue><ssdm name="sext_ln541_12"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:191 %shl_ln121_12 = shl i64 %sext_ln541_12, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:192 %select_ln120_12 = select i1 %cmp12_read, i64 %shl_ln121_12, i64 %sext_ln541_12

]]></Node>
<StgValue><ssdm name="select_ln120_12"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:193 %mul_ln123_12 = mul i64 %select_ln120_12, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_12"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:194 %add_ln126_12 = add i64 %mul_ln123_12, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_12"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:203 %sext_ln541_13 = sext i32 %l_val_V_13

]]></Node>
<StgValue><ssdm name="sext_ln541_13"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:204 %shl_ln121_13 = shl i64 %sext_ln541_13, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_13"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:205 %select_ln120_13 = select i1 %cmp12_read, i64 %shl_ln121_13, i64 %sext_ln541_13

]]></Node>
<StgValue><ssdm name="select_ln120_13"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:206 %mul_ln123_13 = mul i64 %select_ln120_13, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_13"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:207 %add_ln126_13 = add i64 %mul_ln123_13, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_13"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:216 %sext_ln541_14 = sext i32 %l_val_V_14

]]></Node>
<StgValue><ssdm name="sext_ln541_14"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:217 %shl_ln121_14 = shl i64 %sext_ln541_14, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_14"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:218 %select_ln120_14 = select i1 %cmp12_read, i64 %shl_ln121_14, i64 %sext_ln541_14

]]></Node>
<StgValue><ssdm name="select_ln120_14"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:219 %mul_ln123_14 = mul i64 %select_ln120_14, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_14"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:220 %add_ln126_14 = add i64 %mul_ln123_14, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_14"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:229 %sext_ln541_15 = sext i32 %l_val_V_15

]]></Node>
<StgValue><ssdm name="sext_ln541_15"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:230 %shl_ln121_15 = shl i64 %sext_ln541_15, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_15"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:231 %select_ln120_15 = select i1 %cmp12_read, i64 %shl_ln121_15, i64 %sext_ln541_15

]]></Node>
<StgValue><ssdm name="select_ln120_15"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:232 %mul_ln123_15 = mul i64 %select_ln120_15, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_15"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:233 %add_ln126_15 = add i64 %mul_ln123_15, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_15"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:242 %sext_ln541_16 = sext i32 %l_val_V_16

]]></Node>
<StgValue><ssdm name="sext_ln541_16"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:243 %shl_ln121_16 = shl i64 %sext_ln541_16, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_16"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:244 %select_ln120_16 = select i1 %cmp12_read, i64 %shl_ln121_16, i64 %sext_ln541_16

]]></Node>
<StgValue><ssdm name="select_ln120_16"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:245 %mul_ln123_16 = mul i64 %select_ln120_16, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_16"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:246 %add_ln126_16 = add i64 %mul_ln123_16, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_16"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:255 %sext_ln541_17 = sext i32 %l_val_V_17

]]></Node>
<StgValue><ssdm name="sext_ln541_17"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:256 %shl_ln121_17 = shl i64 %sext_ln541_17, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_17"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:257 %select_ln120_17 = select i1 %cmp12_read, i64 %shl_ln121_17, i64 %sext_ln541_17

]]></Node>
<StgValue><ssdm name="select_ln120_17"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:258 %mul_ln123_17 = mul i64 %select_ln120_17, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_17"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:259 %add_ln126_17 = add i64 %mul_ln123_17, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_17"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:268 %sext_ln541_18 = sext i32 %l_val_V_18

]]></Node>
<StgValue><ssdm name="sext_ln541_18"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:269 %shl_ln121_18 = shl i64 %sext_ln541_18, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_18"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:270 %select_ln120_18 = select i1 %cmp12_read, i64 %shl_ln121_18, i64 %sext_ln541_18

]]></Node>
<StgValue><ssdm name="select_ln120_18"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:271 %mul_ln123_18 = mul i64 %select_ln120_18, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_18"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:272 %add_ln126_18 = add i64 %mul_ln123_18, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_18"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:281 %sext_ln541_19 = sext i32 %l_val_V_19

]]></Node>
<StgValue><ssdm name="sext_ln541_19"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:282 %shl_ln121_19 = shl i64 %sext_ln541_19, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_19"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:283 %select_ln120_19 = select i1 %cmp12_read, i64 %shl_ln121_19, i64 %sext_ln541_19

]]></Node>
<StgValue><ssdm name="select_ln120_19"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:284 %mul_ln123_19 = mul i64 %select_ln120_19, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_19"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:285 %add_ln126_19 = add i64 %mul_ln123_19, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_19"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:294 %sext_ln541_20 = sext i32 %l_val_V_20

]]></Node>
<StgValue><ssdm name="sext_ln541_20"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:295 %shl_ln121_20 = shl i64 %sext_ln541_20, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_20"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:296 %select_ln120_20 = select i1 %cmp12_read, i64 %shl_ln121_20, i64 %sext_ln541_20

]]></Node>
<StgValue><ssdm name="select_ln120_20"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:297 %mul_ln123_20 = mul i64 %select_ln120_20, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_20"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:298 %add_ln126_20 = add i64 %mul_ln123_20, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_20"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:307 %sext_ln541_21 = sext i32 %l_val_V_21

]]></Node>
<StgValue><ssdm name="sext_ln541_21"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:308 %shl_ln121_21 = shl i64 %sext_ln541_21, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_21"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:309 %select_ln120_21 = select i1 %cmp12_read, i64 %shl_ln121_21, i64 %sext_ln541_21

]]></Node>
<StgValue><ssdm name="select_ln120_21"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:310 %mul_ln123_21 = mul i64 %select_ln120_21, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_21"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:311 %add_ln126_21 = add i64 %mul_ln123_21, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_21"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:320 %sext_ln541_22 = sext i32 %l_val_V_22

]]></Node>
<StgValue><ssdm name="sext_ln541_22"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:321 %shl_ln121_22 = shl i64 %sext_ln541_22, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_22"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:322 %select_ln120_22 = select i1 %cmp12_read, i64 %shl_ln121_22, i64 %sext_ln541_22

]]></Node>
<StgValue><ssdm name="select_ln120_22"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:323 %mul_ln123_22 = mul i64 %select_ln120_22, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_22"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:324 %add_ln126_22 = add i64 %mul_ln123_22, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_22"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:333 %sext_ln541_23 = sext i32 %l_val_V_23

]]></Node>
<StgValue><ssdm name="sext_ln541_23"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:334 %shl_ln121_23 = shl i64 %sext_ln541_23, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_23"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:335 %select_ln120_23 = select i1 %cmp12_read, i64 %shl_ln121_23, i64 %sext_ln541_23

]]></Node>
<StgValue><ssdm name="select_ln120_23"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:336 %mul_ln123_23 = mul i64 %select_ln120_23, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_23"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:337 %add_ln126_23 = add i64 %mul_ln123_23, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_23"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:346 %sext_ln541_24 = sext i32 %l_val_V_24

]]></Node>
<StgValue><ssdm name="sext_ln541_24"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:347 %shl_ln121_24 = shl i64 %sext_ln541_24, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_24"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:348 %select_ln120_24 = select i1 %cmp12_read, i64 %shl_ln121_24, i64 %sext_ln541_24

]]></Node>
<StgValue><ssdm name="select_ln120_24"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:349 %mul_ln123_24 = mul i64 %select_ln120_24, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_24"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:350 %add_ln126_24 = add i64 %mul_ln123_24, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_24"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:359 %sext_ln541_25 = sext i32 %l_val_V_25

]]></Node>
<StgValue><ssdm name="sext_ln541_25"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:360 %shl_ln121_25 = shl i64 %sext_ln541_25, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_25"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:361 %select_ln120_25 = select i1 %cmp12_read, i64 %shl_ln121_25, i64 %sext_ln541_25

]]></Node>
<StgValue><ssdm name="select_ln120_25"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:362 %mul_ln123_25 = mul i64 %select_ln120_25, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_25"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:363 %add_ln126_25 = add i64 %mul_ln123_25, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_25"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:372 %sext_ln541_26 = sext i32 %l_val_V_26

]]></Node>
<StgValue><ssdm name="sext_ln541_26"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:373 %shl_ln121_26 = shl i64 %sext_ln541_26, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_26"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:374 %select_ln120_26 = select i1 %cmp12_read, i64 %shl_ln121_26, i64 %sext_ln541_26

]]></Node>
<StgValue><ssdm name="select_ln120_26"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:375 %mul_ln123_26 = mul i64 %select_ln120_26, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_26"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:376 %add_ln126_26 = add i64 %mul_ln123_26, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_26"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:385 %sext_ln541_27 = sext i32 %l_val_V_27

]]></Node>
<StgValue><ssdm name="sext_ln541_27"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:386 %shl_ln121_27 = shl i64 %sext_ln541_27, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_27"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:387 %select_ln120_27 = select i1 %cmp12_read, i64 %shl_ln121_27, i64 %sext_ln541_27

]]></Node>
<StgValue><ssdm name="select_ln120_27"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:388 %mul_ln123_27 = mul i64 %select_ln120_27, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_27"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:389 %add_ln126_27 = add i64 %mul_ln123_27, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_27"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:398 %sext_ln541_28 = sext i32 %l_val_V_28

]]></Node>
<StgValue><ssdm name="sext_ln541_28"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:399 %shl_ln121_28 = shl i64 %sext_ln541_28, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_28"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:400 %select_ln120_28 = select i1 %cmp12_read, i64 %shl_ln121_28, i64 %sext_ln541_28

]]></Node>
<StgValue><ssdm name="select_ln120_28"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:401 %mul_ln123_28 = mul i64 %select_ln120_28, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_28"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:402 %add_ln126_28 = add i64 %mul_ln123_28, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_28"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:411 %sext_ln541_29 = sext i32 %l_val_V_29

]]></Node>
<StgValue><ssdm name="sext_ln541_29"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:412 %shl_ln121_29 = shl i64 %sext_ln541_29, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_29"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:413 %select_ln120_29 = select i1 %cmp12_read, i64 %shl_ln121_29, i64 %sext_ln541_29

]]></Node>
<StgValue><ssdm name="select_ln120_29"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:414 %mul_ln123_29 = mul i64 %select_ln120_29, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_29"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:415 %add_ln126_29 = add i64 %mul_ln123_29, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_29"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:424 %sext_ln541_30 = sext i32 %l_val_V_30

]]></Node>
<StgValue><ssdm name="sext_ln541_30"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:425 %shl_ln121_30 = shl i64 %sext_ln541_30, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_30"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:426 %select_ln120_30 = select i1 %cmp12_read, i64 %shl_ln121_30, i64 %sext_ln541_30

]]></Node>
<StgValue><ssdm name="select_ln120_30"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:427 %mul_ln123_30 = mul i64 %select_ln120_30, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_30"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:428 %add_ln126_30 = add i64 %mul_ln123_30, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_30"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:437 %sext_ln541_31 = sext i32 %l_val_V_31

]]></Node>
<StgValue><ssdm name="sext_ln541_31"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:438 %shl_ln121_31 = shl i64 %sext_ln541_31, i64 %sh_prom_cast

]]></Node>
<StgValue><ssdm name="shl_ln121_31"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:439 %select_ln120_31 = select i1 %cmp12_read, i64 %shl_ln121_31, i64 %sext_ln541_31

]]></Node>
<StgValue><ssdm name="select_ln120_31"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:440 %mul_ln123_31 = mul i64 %select_ln120_31, i64 %conv_cast

]]></Node>
<StgValue><ssdm name="mul_ln123_31"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:441 %add_ln126_31 = add i64 %mul_ln123_31, i64 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln126_31"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0">
<![CDATA[
for.end34.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_116_2.split:0 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:39 %ashr_ln127 = ashr i64 %add_ln126, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:40 %trunc_ln129 = trunc i64 %ashr_ln127

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:41 %tmp = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:42 %icmp_ln129 = icmp_sgt  i26 %tmp, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:43 %select_ln129 = select i1 %icmp_ln129, i33 127, i33 %trunc_ln129

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:44 %icmp_ln130 = icmp_slt  i33 %select_ln129, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:45 %trunc_ln216 = trunc i33 %select_ln129

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:46 %select_ln216 = select i1 %icmp_ln130, i8 128, i8 %trunc_ln216

]]></Node>
<StgValue><ssdm name="select_ln216"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:52 %ashr_ln127_1 = ashr i64 %add_ln126_1, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:53 %trunc_ln129_1 = trunc i64 %ashr_ln127_1

]]></Node>
<StgValue><ssdm name="trunc_ln129_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:54 %tmp_1 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_1, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:55 %icmp_ln129_1 = icmp_sgt  i26 %tmp_1, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_1"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:56 %select_ln129_1 = select i1 %icmp_ln129_1, i33 127, i33 %trunc_ln129_1

]]></Node>
<StgValue><ssdm name="select_ln129_1"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:57 %icmp_ln130_1 = icmp_slt  i33 %select_ln129_1, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:58 %trunc_ln216_1 = trunc i33 %select_ln129_1

]]></Node>
<StgValue><ssdm name="trunc_ln216_1"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:59 %select_ln216_1 = select i1 %icmp_ln130_1, i8 128, i8 %trunc_ln216_1

]]></Node>
<StgValue><ssdm name="select_ln216_1"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:65 %ashr_ln127_2 = ashr i64 %add_ln126_2, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:66 %trunc_ln129_2 = trunc i64 %ashr_ln127_2

]]></Node>
<StgValue><ssdm name="trunc_ln129_2"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:67 %tmp_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_2, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:68 %icmp_ln129_2 = icmp_sgt  i26 %tmp_2, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:69 %select_ln129_2 = select i1 %icmp_ln129_2, i33 127, i33 %trunc_ln129_2

]]></Node>
<StgValue><ssdm name="select_ln129_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:70 %icmp_ln130_2 = icmp_slt  i33 %select_ln129_2, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:71 %trunc_ln216_2 = trunc i33 %select_ln129_2

]]></Node>
<StgValue><ssdm name="trunc_ln216_2"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:72 %select_ln216_2 = select i1 %icmp_ln130_2, i8 128, i8 %trunc_ln216_2

]]></Node>
<StgValue><ssdm name="select_ln216_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:78 %ashr_ln127_3 = ashr i64 %add_ln126_3, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_3"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:79 %trunc_ln129_3 = trunc i64 %ashr_ln127_3

]]></Node>
<StgValue><ssdm name="trunc_ln129_3"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:80 %tmp_3 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_3, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:81 %icmp_ln129_3 = icmp_sgt  i26 %tmp_3, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_3"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:82 %select_ln129_3 = select i1 %icmp_ln129_3, i33 127, i33 %trunc_ln129_3

]]></Node>
<StgValue><ssdm name="select_ln129_3"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:83 %icmp_ln130_3 = icmp_slt  i33 %select_ln129_3, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:84 %trunc_ln216_3 = trunc i33 %select_ln129_3

]]></Node>
<StgValue><ssdm name="trunc_ln216_3"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:85 %select_ln216_3 = select i1 %icmp_ln130_3, i8 128, i8 %trunc_ln216_3

]]></Node>
<StgValue><ssdm name="select_ln216_3"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:91 %ashr_ln127_4 = ashr i64 %add_ln126_4, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_4"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:92 %trunc_ln129_4 = trunc i64 %ashr_ln127_4

]]></Node>
<StgValue><ssdm name="trunc_ln129_4"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:93 %tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_4, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:94 %icmp_ln129_4 = icmp_sgt  i26 %tmp_4, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_4"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:95 %select_ln129_4 = select i1 %icmp_ln129_4, i33 127, i33 %trunc_ln129_4

]]></Node>
<StgValue><ssdm name="select_ln129_4"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:96 %icmp_ln130_4 = icmp_slt  i33 %select_ln129_4, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_4"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:97 %trunc_ln216_4 = trunc i33 %select_ln129_4

]]></Node>
<StgValue><ssdm name="trunc_ln216_4"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:98 %select_ln216_4 = select i1 %icmp_ln130_4, i8 128, i8 %trunc_ln216_4

]]></Node>
<StgValue><ssdm name="select_ln216_4"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:104 %ashr_ln127_5 = ashr i64 %add_ln126_5, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_5"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:105 %trunc_ln129_5 = trunc i64 %ashr_ln127_5

]]></Node>
<StgValue><ssdm name="trunc_ln129_5"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:106 %tmp_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_5, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:107 %icmp_ln129_5 = icmp_sgt  i26 %tmp_5, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_5"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:108 %select_ln129_5 = select i1 %icmp_ln129_5, i33 127, i33 %trunc_ln129_5

]]></Node>
<StgValue><ssdm name="select_ln129_5"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:109 %icmp_ln130_5 = icmp_slt  i33 %select_ln129_5, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_5"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:110 %trunc_ln216_5 = trunc i33 %select_ln129_5

]]></Node>
<StgValue><ssdm name="trunc_ln216_5"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:111 %select_ln216_5 = select i1 %icmp_ln130_5, i8 128, i8 %trunc_ln216_5

]]></Node>
<StgValue><ssdm name="select_ln216_5"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:117 %ashr_ln127_6 = ashr i64 %add_ln126_6, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_6"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:118 %trunc_ln129_6 = trunc i64 %ashr_ln127_6

]]></Node>
<StgValue><ssdm name="trunc_ln129_6"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:119 %tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_6, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:120 %icmp_ln129_6 = icmp_sgt  i26 %tmp_6, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_6"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:121 %select_ln129_6 = select i1 %icmp_ln129_6, i33 127, i33 %trunc_ln129_6

]]></Node>
<StgValue><ssdm name="select_ln129_6"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:122 %icmp_ln130_6 = icmp_slt  i33 %select_ln129_6, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_6"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:123 %trunc_ln216_6 = trunc i33 %select_ln129_6

]]></Node>
<StgValue><ssdm name="trunc_ln216_6"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:124 %select_ln216_6 = select i1 %icmp_ln130_6, i8 128, i8 %trunc_ln216_6

]]></Node>
<StgValue><ssdm name="select_ln216_6"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:130 %ashr_ln127_7 = ashr i64 %add_ln126_7, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_7"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:131 %trunc_ln129_7 = trunc i64 %ashr_ln127_7

]]></Node>
<StgValue><ssdm name="trunc_ln129_7"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:132 %tmp_7 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_7, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:133 %icmp_ln129_7 = icmp_sgt  i26 %tmp_7, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_7"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:134 %select_ln129_7 = select i1 %icmp_ln129_7, i33 127, i33 %trunc_ln129_7

]]></Node>
<StgValue><ssdm name="select_ln129_7"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:135 %icmp_ln130_7 = icmp_slt  i33 %select_ln129_7, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_7"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:136 %trunc_ln216_7 = trunc i33 %select_ln129_7

]]></Node>
<StgValue><ssdm name="trunc_ln216_7"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:137 %select_ln216_7 = select i1 %icmp_ln130_7, i8 128, i8 %trunc_ln216_7

]]></Node>
<StgValue><ssdm name="select_ln216_7"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:143 %ashr_ln127_8 = ashr i64 %add_ln126_8, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_8"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:144 %trunc_ln129_8 = trunc i64 %ashr_ln127_8

]]></Node>
<StgValue><ssdm name="trunc_ln129_8"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:145 %tmp_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_8, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:146 %icmp_ln129_8 = icmp_sgt  i26 %tmp_8, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_8"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:147 %select_ln129_8 = select i1 %icmp_ln129_8, i33 127, i33 %trunc_ln129_8

]]></Node>
<StgValue><ssdm name="select_ln129_8"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:148 %icmp_ln130_8 = icmp_slt  i33 %select_ln129_8, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_8"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:149 %trunc_ln216_8 = trunc i33 %select_ln129_8

]]></Node>
<StgValue><ssdm name="trunc_ln216_8"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:150 %select_ln216_8 = select i1 %icmp_ln130_8, i8 128, i8 %trunc_ln216_8

]]></Node>
<StgValue><ssdm name="select_ln216_8"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:156 %ashr_ln127_9 = ashr i64 %add_ln126_9, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_9"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:157 %trunc_ln129_9 = trunc i64 %ashr_ln127_9

]]></Node>
<StgValue><ssdm name="trunc_ln129_9"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:158 %tmp_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_9, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:159 %icmp_ln129_9 = icmp_sgt  i26 %tmp_9, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_9"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:160 %select_ln129_9 = select i1 %icmp_ln129_9, i33 127, i33 %trunc_ln129_9

]]></Node>
<StgValue><ssdm name="select_ln129_9"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:161 %icmp_ln130_9 = icmp_slt  i33 %select_ln129_9, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_9"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:162 %trunc_ln216_9 = trunc i33 %select_ln129_9

]]></Node>
<StgValue><ssdm name="trunc_ln216_9"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:163 %select_ln216_9 = select i1 %icmp_ln130_9, i8 128, i8 %trunc_ln216_9

]]></Node>
<StgValue><ssdm name="select_ln216_9"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:169 %ashr_ln127_10 = ashr i64 %add_ln126_10, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_10"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:170 %trunc_ln129_10 = trunc i64 %ashr_ln127_10

]]></Node>
<StgValue><ssdm name="trunc_ln129_10"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:171 %tmp_10 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_10, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:172 %icmp_ln129_10 = icmp_sgt  i26 %tmp_10, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_10"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:173 %select_ln129_10 = select i1 %icmp_ln129_10, i33 127, i33 %trunc_ln129_10

]]></Node>
<StgValue><ssdm name="select_ln129_10"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:174 %icmp_ln130_10 = icmp_slt  i33 %select_ln129_10, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_10"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:175 %trunc_ln216_10 = trunc i33 %select_ln129_10

]]></Node>
<StgValue><ssdm name="trunc_ln216_10"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:176 %select_ln216_10 = select i1 %icmp_ln130_10, i8 128, i8 %trunc_ln216_10

]]></Node>
<StgValue><ssdm name="select_ln216_10"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:182 %ashr_ln127_11 = ashr i64 %add_ln126_11, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_11"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:183 %trunc_ln129_11 = trunc i64 %ashr_ln127_11

]]></Node>
<StgValue><ssdm name="trunc_ln129_11"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:184 %tmp_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_11, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:185 %icmp_ln129_11 = icmp_sgt  i26 %tmp_11, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_11"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:186 %select_ln129_11 = select i1 %icmp_ln129_11, i33 127, i33 %trunc_ln129_11

]]></Node>
<StgValue><ssdm name="select_ln129_11"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:187 %icmp_ln130_11 = icmp_slt  i33 %select_ln129_11, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_11"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:188 %trunc_ln216_11 = trunc i33 %select_ln129_11

]]></Node>
<StgValue><ssdm name="trunc_ln216_11"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:189 %select_ln216_11 = select i1 %icmp_ln130_11, i8 128, i8 %trunc_ln216_11

]]></Node>
<StgValue><ssdm name="select_ln216_11"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:195 %ashr_ln127_12 = ashr i64 %add_ln126_12, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_12"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:196 %trunc_ln129_12 = trunc i64 %ashr_ln127_12

]]></Node>
<StgValue><ssdm name="trunc_ln129_12"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:197 %tmp_12 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_12, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:198 %icmp_ln129_12 = icmp_sgt  i26 %tmp_12, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_12"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:199 %select_ln129_12 = select i1 %icmp_ln129_12, i33 127, i33 %trunc_ln129_12

]]></Node>
<StgValue><ssdm name="select_ln129_12"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:200 %icmp_ln130_12 = icmp_slt  i33 %select_ln129_12, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_12"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:201 %trunc_ln216_12 = trunc i33 %select_ln129_12

]]></Node>
<StgValue><ssdm name="trunc_ln216_12"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:202 %select_ln216_12 = select i1 %icmp_ln130_12, i8 128, i8 %trunc_ln216_12

]]></Node>
<StgValue><ssdm name="select_ln216_12"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:208 %ashr_ln127_13 = ashr i64 %add_ln126_13, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_13"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:209 %trunc_ln129_13 = trunc i64 %ashr_ln127_13

]]></Node>
<StgValue><ssdm name="trunc_ln129_13"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:210 %tmp_13 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_13, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:211 %icmp_ln129_13 = icmp_sgt  i26 %tmp_13, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_13"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:212 %select_ln129_13 = select i1 %icmp_ln129_13, i33 127, i33 %trunc_ln129_13

]]></Node>
<StgValue><ssdm name="select_ln129_13"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:213 %icmp_ln130_13 = icmp_slt  i33 %select_ln129_13, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_13"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:214 %trunc_ln216_13 = trunc i33 %select_ln129_13

]]></Node>
<StgValue><ssdm name="trunc_ln216_13"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:215 %select_ln216_13 = select i1 %icmp_ln130_13, i8 128, i8 %trunc_ln216_13

]]></Node>
<StgValue><ssdm name="select_ln216_13"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:221 %ashr_ln127_14 = ashr i64 %add_ln126_14, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_14"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:222 %trunc_ln129_14 = trunc i64 %ashr_ln127_14

]]></Node>
<StgValue><ssdm name="trunc_ln129_14"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:223 %tmp_14 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_14, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:224 %icmp_ln129_14 = icmp_sgt  i26 %tmp_14, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_14"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:225 %select_ln129_14 = select i1 %icmp_ln129_14, i33 127, i33 %trunc_ln129_14

]]></Node>
<StgValue><ssdm name="select_ln129_14"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:226 %icmp_ln130_14 = icmp_slt  i33 %select_ln129_14, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_14"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:227 %trunc_ln216_14 = trunc i33 %select_ln129_14

]]></Node>
<StgValue><ssdm name="trunc_ln216_14"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:228 %select_ln216_14 = select i1 %icmp_ln130_14, i8 128, i8 %trunc_ln216_14

]]></Node>
<StgValue><ssdm name="select_ln216_14"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:234 %ashr_ln127_15 = ashr i64 %add_ln126_15, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_15"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:235 %trunc_ln129_15 = trunc i64 %ashr_ln127_15

]]></Node>
<StgValue><ssdm name="trunc_ln129_15"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:236 %tmp_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_15, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:237 %icmp_ln129_15 = icmp_sgt  i26 %tmp_15, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_15"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:238 %select_ln129_15 = select i1 %icmp_ln129_15, i33 127, i33 %trunc_ln129_15

]]></Node>
<StgValue><ssdm name="select_ln129_15"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:239 %icmp_ln130_15 = icmp_slt  i33 %select_ln129_15, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_15"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:240 %trunc_ln216_15 = trunc i33 %select_ln129_15

]]></Node>
<StgValue><ssdm name="trunc_ln216_15"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:241 %select_ln216_15 = select i1 %icmp_ln130_15, i8 128, i8 %trunc_ln216_15

]]></Node>
<StgValue><ssdm name="select_ln216_15"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:247 %ashr_ln127_16 = ashr i64 %add_ln126_16, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_16"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:248 %trunc_ln129_16 = trunc i64 %ashr_ln127_16

]]></Node>
<StgValue><ssdm name="trunc_ln129_16"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:249 %tmp_16 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_16, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:250 %icmp_ln129_16 = icmp_sgt  i26 %tmp_16, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_16"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:251 %select_ln129_16 = select i1 %icmp_ln129_16, i33 127, i33 %trunc_ln129_16

]]></Node>
<StgValue><ssdm name="select_ln129_16"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:252 %icmp_ln130_16 = icmp_slt  i33 %select_ln129_16, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_16"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:253 %trunc_ln216_16 = trunc i33 %select_ln129_16

]]></Node>
<StgValue><ssdm name="trunc_ln216_16"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:254 %select_ln216_16 = select i1 %icmp_ln130_16, i8 128, i8 %trunc_ln216_16

]]></Node>
<StgValue><ssdm name="select_ln216_16"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:260 %ashr_ln127_17 = ashr i64 %add_ln126_17, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_17"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:261 %trunc_ln129_17 = trunc i64 %ashr_ln127_17

]]></Node>
<StgValue><ssdm name="trunc_ln129_17"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:262 %tmp_17 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_17, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:263 %icmp_ln129_17 = icmp_sgt  i26 %tmp_17, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_17"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:264 %select_ln129_17 = select i1 %icmp_ln129_17, i33 127, i33 %trunc_ln129_17

]]></Node>
<StgValue><ssdm name="select_ln129_17"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:265 %icmp_ln130_17 = icmp_slt  i33 %select_ln129_17, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_17"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:266 %trunc_ln216_17 = trunc i33 %select_ln129_17

]]></Node>
<StgValue><ssdm name="trunc_ln216_17"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:267 %select_ln216_17 = select i1 %icmp_ln130_17, i8 128, i8 %trunc_ln216_17

]]></Node>
<StgValue><ssdm name="select_ln216_17"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:273 %ashr_ln127_18 = ashr i64 %add_ln126_18, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_18"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:274 %trunc_ln129_18 = trunc i64 %ashr_ln127_18

]]></Node>
<StgValue><ssdm name="trunc_ln129_18"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:275 %tmp_18 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_18, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:276 %icmp_ln129_18 = icmp_sgt  i26 %tmp_18, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_18"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:277 %select_ln129_18 = select i1 %icmp_ln129_18, i33 127, i33 %trunc_ln129_18

]]></Node>
<StgValue><ssdm name="select_ln129_18"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:278 %icmp_ln130_18 = icmp_slt  i33 %select_ln129_18, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_18"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:279 %trunc_ln216_18 = trunc i33 %select_ln129_18

]]></Node>
<StgValue><ssdm name="trunc_ln216_18"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:280 %select_ln216_18 = select i1 %icmp_ln130_18, i8 128, i8 %trunc_ln216_18

]]></Node>
<StgValue><ssdm name="select_ln216_18"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:286 %ashr_ln127_19 = ashr i64 %add_ln126_19, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_19"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:287 %trunc_ln129_19 = trunc i64 %ashr_ln127_19

]]></Node>
<StgValue><ssdm name="trunc_ln129_19"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:288 %tmp_19 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_19, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:289 %icmp_ln129_19 = icmp_sgt  i26 %tmp_19, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_19"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:290 %select_ln129_19 = select i1 %icmp_ln129_19, i33 127, i33 %trunc_ln129_19

]]></Node>
<StgValue><ssdm name="select_ln129_19"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:291 %icmp_ln130_19 = icmp_slt  i33 %select_ln129_19, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_19"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:292 %trunc_ln216_19 = trunc i33 %select_ln129_19

]]></Node>
<StgValue><ssdm name="trunc_ln216_19"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:293 %select_ln216_19 = select i1 %icmp_ln130_19, i8 128, i8 %trunc_ln216_19

]]></Node>
<StgValue><ssdm name="select_ln216_19"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:299 %ashr_ln127_20 = ashr i64 %add_ln126_20, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_20"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:300 %trunc_ln129_20 = trunc i64 %ashr_ln127_20

]]></Node>
<StgValue><ssdm name="trunc_ln129_20"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:301 %tmp_20 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_20, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:302 %icmp_ln129_20 = icmp_sgt  i26 %tmp_20, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_20"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:303 %select_ln129_20 = select i1 %icmp_ln129_20, i33 127, i33 %trunc_ln129_20

]]></Node>
<StgValue><ssdm name="select_ln129_20"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:304 %icmp_ln130_20 = icmp_slt  i33 %select_ln129_20, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_20"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:305 %trunc_ln216_20 = trunc i33 %select_ln129_20

]]></Node>
<StgValue><ssdm name="trunc_ln216_20"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:306 %select_ln216_20 = select i1 %icmp_ln130_20, i8 128, i8 %trunc_ln216_20

]]></Node>
<StgValue><ssdm name="select_ln216_20"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:312 %ashr_ln127_21 = ashr i64 %add_ln126_21, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_21"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:313 %trunc_ln129_21 = trunc i64 %ashr_ln127_21

]]></Node>
<StgValue><ssdm name="trunc_ln129_21"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:314 %tmp_21 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_21, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:315 %icmp_ln129_21 = icmp_sgt  i26 %tmp_21, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_21"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:316 %select_ln129_21 = select i1 %icmp_ln129_21, i33 127, i33 %trunc_ln129_21

]]></Node>
<StgValue><ssdm name="select_ln129_21"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:317 %icmp_ln130_21 = icmp_slt  i33 %select_ln129_21, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_21"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:318 %trunc_ln216_21 = trunc i33 %select_ln129_21

]]></Node>
<StgValue><ssdm name="trunc_ln216_21"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:319 %select_ln216_21 = select i1 %icmp_ln130_21, i8 128, i8 %trunc_ln216_21

]]></Node>
<StgValue><ssdm name="select_ln216_21"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:325 %ashr_ln127_22 = ashr i64 %add_ln126_22, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_22"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:326 %trunc_ln129_22 = trunc i64 %ashr_ln127_22

]]></Node>
<StgValue><ssdm name="trunc_ln129_22"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:327 %tmp_22 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_22, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:328 %icmp_ln129_22 = icmp_sgt  i26 %tmp_22, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_22"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:329 %select_ln129_22 = select i1 %icmp_ln129_22, i33 127, i33 %trunc_ln129_22

]]></Node>
<StgValue><ssdm name="select_ln129_22"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:330 %icmp_ln130_22 = icmp_slt  i33 %select_ln129_22, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_22"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:331 %trunc_ln216_22 = trunc i33 %select_ln129_22

]]></Node>
<StgValue><ssdm name="trunc_ln216_22"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:332 %select_ln216_22 = select i1 %icmp_ln130_22, i8 128, i8 %trunc_ln216_22

]]></Node>
<StgValue><ssdm name="select_ln216_22"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:338 %ashr_ln127_23 = ashr i64 %add_ln126_23, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_23"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:339 %trunc_ln129_23 = trunc i64 %ashr_ln127_23

]]></Node>
<StgValue><ssdm name="trunc_ln129_23"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:340 %tmp_23 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_23, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:341 %icmp_ln129_23 = icmp_sgt  i26 %tmp_23, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_23"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:342 %select_ln129_23 = select i1 %icmp_ln129_23, i33 127, i33 %trunc_ln129_23

]]></Node>
<StgValue><ssdm name="select_ln129_23"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:343 %icmp_ln130_23 = icmp_slt  i33 %select_ln129_23, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_23"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:344 %trunc_ln216_23 = trunc i33 %select_ln129_23

]]></Node>
<StgValue><ssdm name="trunc_ln216_23"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:345 %select_ln216_23 = select i1 %icmp_ln130_23, i8 128, i8 %trunc_ln216_23

]]></Node>
<StgValue><ssdm name="select_ln216_23"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:351 %ashr_ln127_24 = ashr i64 %add_ln126_24, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_24"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:352 %trunc_ln129_24 = trunc i64 %ashr_ln127_24

]]></Node>
<StgValue><ssdm name="trunc_ln129_24"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:353 %tmp_24 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_24, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:354 %icmp_ln129_24 = icmp_sgt  i26 %tmp_24, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_24"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:355 %select_ln129_24 = select i1 %icmp_ln129_24, i33 127, i33 %trunc_ln129_24

]]></Node>
<StgValue><ssdm name="select_ln129_24"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:356 %icmp_ln130_24 = icmp_slt  i33 %select_ln129_24, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_24"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:357 %trunc_ln216_24 = trunc i33 %select_ln129_24

]]></Node>
<StgValue><ssdm name="trunc_ln216_24"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:358 %select_ln216_24 = select i1 %icmp_ln130_24, i8 128, i8 %trunc_ln216_24

]]></Node>
<StgValue><ssdm name="select_ln216_24"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:364 %ashr_ln127_25 = ashr i64 %add_ln126_25, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_25"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:365 %trunc_ln129_25 = trunc i64 %ashr_ln127_25

]]></Node>
<StgValue><ssdm name="trunc_ln129_25"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:366 %tmp_25 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_25, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:367 %icmp_ln129_25 = icmp_sgt  i26 %tmp_25, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_25"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:368 %select_ln129_25 = select i1 %icmp_ln129_25, i33 127, i33 %trunc_ln129_25

]]></Node>
<StgValue><ssdm name="select_ln129_25"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:369 %icmp_ln130_25 = icmp_slt  i33 %select_ln129_25, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_25"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:370 %trunc_ln216_25 = trunc i33 %select_ln129_25

]]></Node>
<StgValue><ssdm name="trunc_ln216_25"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:371 %select_ln216_25 = select i1 %icmp_ln130_25, i8 128, i8 %trunc_ln216_25

]]></Node>
<StgValue><ssdm name="select_ln216_25"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:377 %ashr_ln127_26 = ashr i64 %add_ln126_26, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_26"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:378 %trunc_ln129_26 = trunc i64 %ashr_ln127_26

]]></Node>
<StgValue><ssdm name="trunc_ln129_26"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:379 %tmp_26 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_26, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:380 %icmp_ln129_26 = icmp_sgt  i26 %tmp_26, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_26"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:381 %select_ln129_26 = select i1 %icmp_ln129_26, i33 127, i33 %trunc_ln129_26

]]></Node>
<StgValue><ssdm name="select_ln129_26"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:382 %icmp_ln130_26 = icmp_slt  i33 %select_ln129_26, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_26"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:383 %trunc_ln216_26 = trunc i33 %select_ln129_26

]]></Node>
<StgValue><ssdm name="trunc_ln216_26"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:384 %select_ln216_26 = select i1 %icmp_ln130_26, i8 128, i8 %trunc_ln216_26

]]></Node>
<StgValue><ssdm name="select_ln216_26"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:390 %ashr_ln127_27 = ashr i64 %add_ln126_27, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_27"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:391 %trunc_ln129_27 = trunc i64 %ashr_ln127_27

]]></Node>
<StgValue><ssdm name="trunc_ln129_27"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:392 %tmp_27 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_27, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:393 %icmp_ln129_27 = icmp_sgt  i26 %tmp_27, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_27"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:394 %select_ln129_27 = select i1 %icmp_ln129_27, i33 127, i33 %trunc_ln129_27

]]></Node>
<StgValue><ssdm name="select_ln129_27"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:395 %icmp_ln130_27 = icmp_slt  i33 %select_ln129_27, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_27"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:396 %trunc_ln216_27 = trunc i33 %select_ln129_27

]]></Node>
<StgValue><ssdm name="trunc_ln216_27"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:397 %select_ln216_27 = select i1 %icmp_ln130_27, i8 128, i8 %trunc_ln216_27

]]></Node>
<StgValue><ssdm name="select_ln216_27"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:403 %ashr_ln127_28 = ashr i64 %add_ln126_28, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_28"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:404 %trunc_ln129_28 = trunc i64 %ashr_ln127_28

]]></Node>
<StgValue><ssdm name="trunc_ln129_28"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:405 %tmp_28 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_28, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:406 %icmp_ln129_28 = icmp_sgt  i26 %tmp_28, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_28"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:407 %select_ln129_28 = select i1 %icmp_ln129_28, i33 127, i33 %trunc_ln129_28

]]></Node>
<StgValue><ssdm name="select_ln129_28"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:408 %icmp_ln130_28 = icmp_slt  i33 %select_ln129_28, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_28"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:409 %trunc_ln216_28 = trunc i33 %select_ln129_28

]]></Node>
<StgValue><ssdm name="trunc_ln216_28"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:410 %select_ln216_28 = select i1 %icmp_ln130_28, i8 128, i8 %trunc_ln216_28

]]></Node>
<StgValue><ssdm name="select_ln216_28"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:416 %ashr_ln127_29 = ashr i64 %add_ln126_29, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_29"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:417 %trunc_ln129_29 = trunc i64 %ashr_ln127_29

]]></Node>
<StgValue><ssdm name="trunc_ln129_29"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:418 %tmp_29 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_29, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:419 %icmp_ln129_29 = icmp_sgt  i26 %tmp_29, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_29"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:420 %select_ln129_29 = select i1 %icmp_ln129_29, i33 127, i33 %trunc_ln129_29

]]></Node>
<StgValue><ssdm name="select_ln129_29"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:421 %icmp_ln130_29 = icmp_slt  i33 %select_ln129_29, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_29"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:422 %trunc_ln216_29 = trunc i33 %select_ln129_29

]]></Node>
<StgValue><ssdm name="trunc_ln216_29"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:423 %select_ln216_29 = select i1 %icmp_ln130_29, i8 128, i8 %trunc_ln216_29

]]></Node>
<StgValue><ssdm name="select_ln216_29"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:429 %ashr_ln127_30 = ashr i64 %add_ln126_30, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_30"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:430 %trunc_ln129_30 = trunc i64 %ashr_ln127_30

]]></Node>
<StgValue><ssdm name="trunc_ln129_30"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:431 %tmp_30 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_30, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:432 %icmp_ln129_30 = icmp_sgt  i26 %tmp_30, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_30"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:433 %select_ln129_30 = select i1 %icmp_ln129_30, i33 127, i33 %trunc_ln129_30

]]></Node>
<StgValue><ssdm name="select_ln129_30"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:434 %icmp_ln130_30 = icmp_slt  i33 %select_ln129_30, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_30"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:435 %trunc_ln216_30 = trunc i33 %select_ln129_30

]]></Node>
<StgValue><ssdm name="trunc_ln216_30"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:436 %select_ln216_30 = select i1 %icmp_ln130_30, i8 128, i8 %trunc_ln216_30

]]></Node>
<StgValue><ssdm name="select_ln216_30"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:442 %ashr_ln127_31 = ashr i64 %add_ln126_31, i64 %sh_prom18_cast

]]></Node>
<StgValue><ssdm name="ashr_ln127_31"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="33" op_0_bw="64">
<![CDATA[
VITIS_LOOP_116_2.split:443 %trunc_ln129_31 = trunc i64 %ashr_ln127_31

]]></Node>
<StgValue><ssdm name="trunc_ln129_31"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_116_2.split:444 %tmp_31 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ashr_ln127_31, i32 7, i32 32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_116_2.split:445 %icmp_ln129_31 = icmp_sgt  i26 %tmp_31, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln129_31"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:446 %select_ln129_31 = select i1 %icmp_ln129_31, i33 127, i33 %trunc_ln129_31

]]></Node>
<StgValue><ssdm name="select_ln129_31"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:447 %icmp_ln130_31 = icmp_slt  i33 %select_ln129_31, i33 8589934464

]]></Node>
<StgValue><ssdm name="icmp_ln130_31"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="33">
<![CDATA[
VITIS_LOOP_116_2.split:448 %trunc_ln216_31 = trunc i33 %select_ln129_31

]]></Node>
<StgValue><ssdm name="trunc_ln216_31"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:449 %select_ln216_31 = select i1 %icmp_ln130_31, i8 128, i8 %trunc_ln216_31

]]></Node>
<StgValue><ssdm name="select_ln216_31"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
VITIS_LOOP_116_2.split:450 %p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln216_31, i8 %select_ln216_30, i8 %select_ln216_29, i8 %select_ln216_28, i8 %select_ln216_27, i8 %select_ln216_26, i8 %select_ln216_25, i8 %select_ln216_24, i8 %select_ln216_23, i8 %select_ln216_22, i8 %select_ln216_21, i8 %select_ln216_20, i8 %select_ln216_19, i8 %select_ln216_18, i8 %select_ln216_17, i8 %select_ln216_16, i8 %select_ln216_15, i8 %select_ln216_14, i8 %select_ln216_13, i8 %select_ln216_12, i8 %select_ln216_11, i8 %select_ln216_10, i8 %select_ln216_9, i8 %select_ln216_8, i8 %select_ln216_7, i8 %select_ln216_6, i8 %select_ln216_5, i8 %select_ln216_4, i8 %select_ln216_3, i8 %select_ln216_2, i8 %select_ln216_1, i8 %select_ln216

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
VITIS_LOOP_116_2.split:451 %write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %quant_out2, i256 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_116_2.split:453 %br_ln113 = br void %VITIS_LOOP_116_2

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
