# ERROR: No extended dataflow license exists
# do rippleCarry_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/cwu72/Desktop/Lab-4/Ripple\ Carry {/home/cwu72/Desktop/Lab-4/Ripple Carry/ripple_adder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ripple_adder
# -- Compiling module four_bit_ra
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_adder
# vlog -sv -work work +incdir+/home/cwu72/Desktop/Lab-4/Ripple\ Carry {/home/cwu72/Desktop/Lab-4/Ripple Carry/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# vlog -sv -work work +incdir+/home/cwu72/Desktop/Lab-4/Ripple\ Carry {/home/cwu72/Desktop/Lab-4/Ripple Carry/lab4_adders_toplevel.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# 
# vlog -sv -work work +incdir+/home/cwu72/Desktop/Lab-4/Ripple\ Carry {/home/cwu72/Desktop/Lab-4/Ripple Carry/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab4_adders_toplevel
# Loading work.ripple_adder
# Loading work.four_bit_ra
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3015) /home/cwu72/Desktop/Lab-4/Ripple Carry/ripple_adder.sv(16): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cin'. The port definition is at: /home/cwu72/Desktop/Lab-4/Ripple Carry/ripple_adder.sv(28).
#         Region: /testbench/tp/ripple_adder_inst/FRA0
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
