{
  "creator": "Yosys 0.58+35 (git sha1 9a12d9255, clang++ 18.1.8 -fPIC -O3)",
  "modules": {
    "oneb_adder": {
      "attributes": {
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "a": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "c": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "o": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "carry": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        ":34": {
          "hide_name": 0,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 8 ]
          }
        },
        ":35": {
          "hide_name": 0,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        ":36": {
          "hide_name": 0,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 10 ]
          }
        },
        ":37": {
          "hide_name": 0,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 11 ]
          }
        },
        ":38": {
          "hide_name": 0,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 11 ],
            "Y": [ 12 ]
          }
        },
        ":39": {
          "hide_name": 0,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 3 ],
            "Y": [ 13 ]
          }
        },
        ":40": {
          "hide_name": 0,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 13 ],
            "Y": [ 14 ]
          }
        },
        ":44": {
          "hide_name": 0,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 9 ],
            "Q": [ 6 ]
          }
        },
        ":45": {
          "hide_name": 0,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 14 ],
            "Q": [ 7 ]
          }
        }
      },
      "netnames": {
        "$auto$ghdl.cc:827:import_module$10": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$auto$ghdl.cc:827:import_module$11": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$auto$ghdl.cc:827:import_module$12": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "$auto$ghdl.cc:827:import_module$13": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
          }
        },
        "$auto$ghdl.cc:827:import_module$14": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$auto$ghdl.cc:827:import_module$15": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$auto$ghdl.cc:827:import_module$16": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "carry": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": 1
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "a": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10 ]
        },
        "o": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14 ]
        }
      },
      "cells": {
        ":28": {
          "hide_name": 0,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 15, 16, 17, 18 ],
            "Q": [ 11, 12, 13, 14 ]
          }
        },
        "add1": {
          "hide_name": 0,
          "type": "oneb_adder",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "carry": "output",
            "clk": "input",
            "o": "output"
          },
          "connections": {
            "a": [ 3 ],
            "b": [ 7 ],
            "c": [ "0" ],
            "carry": [ 19 ],
            "clk": [ 2 ],
            "o": [ 15 ]
          }
        },
        "add2": {
          "hide_name": 0,
          "type": "oneb_adder",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "carry": "output",
            "clk": "input",
            "o": "output"
          },
          "connections": {
            "a": [ 4 ],
            "b": [ 8 ],
            "c": [ 19 ],
            "carry": [ 20 ],
            "clk": [ 2 ],
            "o": [ 16 ]
          }
        },
        "add3": {
          "hide_name": 0,
          "type": "oneb_adder",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "carry": "output",
            "clk": "input",
            "o": "output"
          },
          "connections": {
            "a": [ 5 ],
            "b": [ 9 ],
            "c": [ 20 ],
            "carry": [ 21 ],
            "clk": [ 2 ],
            "o": [ 17 ]
          }
        },
        "add4": {
          "hide_name": 0,
          "type": "oneb_adder",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "carry": "output",
            "clk": "input",
            "o": "output"
          },
          "connections": {
            "a": [ 6 ],
            "b": [ 10 ],
            "c": [ 21 ],
            "carry": [ 22 ],
            "clk": [ 2 ],
            "o": [ 18 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6 ],
          "attributes": {
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10 ],
          "attributes": {
          }
        },
        "carry": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22 ],
          "attributes": {
            "unused_bits": "3"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "attributes": {
          }
        },
        "w_o": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
          }
        }
      }
    }
  }
}
