// Seed: 3740362839
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    output uwire id_5,
    output wire id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    output supply1 id_10,
    output supply0 id_11,
    output supply0 id_12
);
  wire id_14;
  assign id_10 = id_0 & 1 & 1;
  module_0(
      id_14, id_14, id_14, id_14, id_14
  );
endmodule
